Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp225568ybt; Tue, 30 Jun 2020 19:16:31 -0700 (PDT) X-Google-Smtp-Source: ABdhPJynInfuXGYOSuTdilRDXU0anDx3386pmySlh7xiqJ+tYx31KVfkG+CODI7mm98QFPxWTQR2 X-Received: by 2002:a50:d753:: with SMTP id i19mr27428335edj.9.1593569791306; Tue, 30 Jun 2020 19:16:31 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593569791; cv=none; d=google.com; s=arc-20160816; b=m8QtIkKw7WAdM9+8WTB4d00p5DUfCoDFHbWVE82rr3wUHKrtQuoO2L44AKyLqWcfJ+ jDgoTH4h/PWrtBqKUGypS5nX3ZKfrxcav59Xk9Ezpo5q+7Vw33gRRDbRhrlwIS1f7BEQ fTda9hL+anDG/hX5l4Q1PCWFEc87k6bcyUo1DvDPQCsaCdKSCP42lBfcKRZ0i5qp2Pnk uewDU2VtXq/CTBlLqbCWIuGFe+HPqyafRiwMO+hMa+D6IL9XFXmLYDbLx7Lr88B4ENzS WoMt1BMF6VscQdPYThNXBrbPE5P5BSpJhatlDKVqCThuYfyeYEhbiDsdq3LW7Rxm/SIe fzhw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:ironport-sdr:ironport-sdr; bh=AxS87K0T0FMwRTXrBSIqzRQF/yZq5K6delAa4oQhfUE=; b=fF+CvjjIpcSyOPdi61Y0NzcRfsMQcTCHkxRlQoAI6MwmRt/5SxQaO/GT7/t2RQ8zH7 mEweXvFeWGcvSSZAfZOKSGW8/kPktzXdGacp65hqeGNe9gmb+oK4MvKPUajb37WOqUhs 3TiD5MjhtBnE0TVOxOtItt9wy1mbVH4vYy9qEBb/Jta1PE47S/HMyU9DPSm34YDbrIMI 5uO+gYN8Ed/h9z3HgjYNh4qpptuJ3XVqmWnBSkYkpjiF4cIbxZYnauqMyfLLCAo1MI2V GklRf4R97sMOKziPtQ5yiZMagiELoyHXZqGsEr6LpYjeO4JJbGzMowAPsxxUKM+Zqp0u P81w== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m20si2970118eds.126.2020.06.30.19.16.08; Tue, 30 Jun 2020 19:16:31 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726415AbgGACPw (ORCPT + 99 others); Tue, 30 Jun 2020 22:15:52 -0400 Received: from mga04.intel.com ([192.55.52.120]:24598 "EHLO mga04.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725872AbgGACPv (ORCPT ); Tue, 30 Jun 2020 22:15:51 -0400 IronPort-SDR: F/vlFlVRTDB0bk3dLDlzsNFYZcZ1My0fzAtJaZUpLv2pYRpzC5j106iPOR9at9chLRStlSjnPg xv1v/6u5yQ0g== X-IronPort-AV: E=McAfee;i="6000,8403,9668"; a="143931124" X-IronPort-AV: E=Sophos;i="5.75,298,1589266800"; d="scan'208";a="143931124" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga003.fm.intel.com ([10.253.24.29]) by fmsmga104.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 30 Jun 2020 19:15:50 -0700 IronPort-SDR: 1t+5Tf+kp5N92QiJve9kLvqDstZlCtg3piUMme/xL5ZRHv7+zxQJSpg6vsRbxuKCwYCsvTw9yY l8uB+88iKfaA== X-ExtLoop1: 1 X-IronPort-AV: E=Sophos;i="5.75,298,1589266800"; d="scan'208";a="321102133" Received: from sgsxdev004.isng.intel.com (HELO localhost) ([10.226.88.13]) by FMSMGA003.fm.intel.com with ESMTP; 30 Jun 2020 19:15:46 -0700 From: "Ramuthevar,Vadivel MuruganX" To: linux-kernel@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, miquel.raynal@bootlin.com Cc: richard@nod.at, vigneshr@ti.com, arnd@arndb.de, brendanhiggins@google.com, tglx@linutronix.de, boris.brezillon@collabora.com, anders.roxell@linaro.org, masonccyang@mxic.com.tw, robh+dt@kernel.org, linux-mips@vger.kernel.org, hauke.mehrtens@intel.com, andriy.shevchenko@intel.com, qi-ming.wu@intel.com, cheol.yong.kim@intel.com, Ramuthevar Vadivel Murugan Subject: [PATCH v12 1/2] dt-bindings: mtd: Add Nand Flash Controller support for Intel LGM SoC Date: Wed, 1 Jul 2020 10:13:45 +0800 Message-Id: <20200701021346.54282-2-vadivel.muruganx.ramuthevar@linux.intel.com> X-Mailer: git-send-email 2.11.0 In-Reply-To: <20200701021346.54282-1-vadivel.muruganx.ramuthevar@linux.intel.com> References: <20200701021346.54282-1-vadivel.muruganx.ramuthevar@linux.intel.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From: Ramuthevar Vadivel Murugan Add YAML file for dt-bindings to support NAND Flash Controller on Intel's Lightning Mountain SoC. Signed-off-by: Ramuthevar Vadivel Murugan Reviewed-by: Rob Herring --- .../devicetree/bindings/mtd/intel,lgm-nand.yaml | 99 ++++++++++++++++++++++ 1 file changed, 99 insertions(+) create mode 100644 Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml diff --git a/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml new file mode 100644 index 000000000000..313daec4d783 --- /dev/null +++ b/Documentation/devicetree/bindings/mtd/intel,lgm-nand.yaml @@ -0,0 +1,99 @@ +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) +%YAML 1.2 +--- +$id: http://devicetree.org/schemas/mtd/intel,lgm-nand.yaml# +$schema: http://devicetree.org/meta-schemas/core.yaml# + +title: Intel LGM SoC NAND Controller Device Tree Bindings + +allOf: + - $ref: "nand-controller.yaml" + +maintainers: + - Ramuthevar Vadivel Murugan + +properties: + compatible: + const: intel,lgm-nand + + reg: + maxItems: 6 + + reg-names: + items: + - const: ebunand + - const: hsnand + - const: nand_cs0 + - const: nand_cs1 + - const: addr_sel0 + - const: addr_sel1 + + clocks: + maxItems: 1 + + dmas: + maxItems: 2 + + dma-names: + items: + - const: tx + - const: rx + + "#address-cells": + const: 1 + + "#size-cells": + const: 0 + +patternProperties: + "^nand@[a-f0-9]+$": + type: object + properties: + reg: + minimum: 0 + maximum: 7 + + nand-ecc-mode: true + + nand-ecc-algo: + const: hw + + additionalProperties: false + +required: + - compatible + - reg + - reg-names + - clocks + - dmas + - dma-names + - "#address-cells" + - "#size-cells" + +additionalProperties: false + +examples: + - | + nand-controller@e0f00000 { + compatible = "intel,lgm-nand"; + reg = <0xe0f00000 0x100>, + <0xe1000000 0x300>, + <0xe1400000 0x8000>, + <0xe1c00000 0x1000>, + <0x17400000 0x4>, + <0x17c00000 0x4>; + reg-names = "ebunand", "hsnand", "nand_cs0", "nand_cs1", + "addr_sel0", "addr_sel1"; + clocks = <&cgu0 125>; + dmas = <&dma0 8>, <&dma0 9>; + dma-names = "tx", "rx"; + #address-cells = <1>; + #size-cells = <0>; + + nand@0 { + reg = <0>; + nand-ecc-mode = "hw"; + }; + }; + +... 2.11.0