Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp354347ybt; Tue, 30 Jun 2020 23:34:38 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyI3Hcwl/3qC99P9UfEx80EeSPxTwoze0/NTNiwMWd8rm1aR9PmDePa/F0rvh5u5Gc3UETp X-Received: by 2002:a17:906:2a94:: with SMTP id l20mr20763058eje.224.1593585278457; Tue, 30 Jun 2020 23:34:38 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593585278; cv=none; d=google.com; s=arc-20160816; b=bK+uG/fwqnwn54nl5dHodCWt6k/86zh1bjlmtqMqacR1EEdkXC2uBMtBaKzY6jaFmB DGPJVb+0ZxHBUenYVy/BFT5+TJzhCuJRLzalPlWOc/WDG0kp6y3JJ94Nppz60AGPPDGd 8mVosDdy8pNk2XtGOm1xdpndXmBFlPrhUx8A5UMzUtNyEkp8YUd0G0g7SUKXQ7WuUHkP cAl4Z9prlE20BvIKcZEDJBVA+4DHHFhbF1EJ6UKZrWp07kL5d5FfVRl+Uc9KhbPvY9Fk vbkSLXgiPrU2pfKrG3sKOaiUJQn6k5o8Spri56Agm89V20XaBm5pXJSz09R01Ta57gq0 No4Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:references :in-reply-to:subject:cc:to:from; bh=oqrve25QfI4NwmoRIM2YY8pIE67mior+dJGnCa7iLQA=; b=Tl4m5Jju4v1I8hHJQ1xWfVDOU5lwZwONwdZqe3GQ4vlFABr8rOYH/MUtn6bYXkn0HN M6kQTBBzP0UWRZjHyrb5eEPJFzFAD2nodPquYMUNKaqvK8C+eeOpBuCU7TlEuEJ9K8AD izpjLZw3YwpmtOcNYCXQXuQYSo3PUW5r0E9Mx4K0PUofZtQriDkFJunZ2CsZKyNQ7qSq XvG7+wNxf05WY29IykQvVB19JflZMMrhJWF1uMV2vevB6pWQNjj3WkWRnZAZdZPnR6gQ TyV2kk4mqPzkp8Fr/uxI5+U0jde20wGOAnZrQp1B5/QwNDVBtKCnl1hE1jkXekUeDlGd fWZA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y19si3281124edm.387.2020.06.30.23.34.15; Tue, 30 Jun 2020 23:34:38 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726806AbgGAGeG (ORCPT + 99 others); Wed, 1 Jul 2020 02:34:06 -0400 Received: from bhuna.collabora.co.uk ([46.235.227.227]:41000 "EHLO bhuna.collabora.co.uk" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726144AbgGAGeG (ORCPT ); Wed, 1 Jul 2020 02:34:06 -0400 Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: aratiu) with ESMTPSA id 557662A4F88 From: Adrian Ratiu To: Neil Armstrong , linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-rockchip@lists.infradead.org, Laurent Pinchart Cc: Jernej Skrabec , Jonas Karlman , Philippe CORNU , dri-devel@lists.freedesktop.org, linux-kernel@vger.kernel.org, Yannick FERTRE , Andrzej Hajda , linux-imx@nxp.com, kernel@collabora.com, linux-stm32@st-md-mailman.stormreply.com Subject: Re: [PATCH v9 00/11] Genericize DW MIPI DSI bridge and add i.MX 6 driver In-Reply-To: References: <20200609174959.955926-1-adrian.ratiu@collabora.com> Date: Wed, 01 Jul 2020 09:35:27 +0300 Message-ID: <87lfk3kaj4.fsf@iwork.i-did-not-set--mail-host-address--so-tickle-me> MIME-Version: 1.0 Content-Type: text/plain; format=flowed Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Neil, On Mon, 29 Jun 2020, Neil Armstrong wrote: > Hi Adrian, > > On 09/06/2020 19:49, Adrian Ratiu wrote: >> [Re-submitting to cc dri-devel, sorry about the noise] Hello >> all, v9 cleanly applies on top of latest next-20200609 tree. >> v9 does not depend on other patches as the last binding doc has >> been merged. All feedback up to this point has been >> addressed. Specific details in individual patch changelogs. >> The biggest changes are the deprecation of the Synopsys DW >> bridge bind() API in favor of of_drm_find_bridge() and .attach >> callbacks, the addition of a TODO entry which outlines future >> planned bridge driver refactorings and a reordering of some >> i.MX 6 patches to appease checkpatch. The idea behind the >> TODO is to get this regmap and i.MX 6 driver merged and then do >> the rest of refactorings in-tree because it's easier and the >> refactorings themselves are out-of-scope of this series which >> is adding i.MX 6 support and is quite big already, so please, >> if there are more refactoring ideas, let's add them to the TODO >> doc. :) I intend to tackle those after this series is merged to >> avoid two complex inter-dependent simultaneous series. > > This has been around here for a long time and you seem to have > addressed all the reviews. > >> As always more testing is welcome especially on Rockchip and >> STM SoCs. > > It has been tested on STM, but I'd like a feedback on RK > platform before applying the bridge parts. > > Can the imx & stm patches be applied separately ? > Yes the IMX and STM patches can be applied separately, they just both depend on the common regmap patches. The binding API removal change which directly touches RK can also be applied separately, but unfortunately I do not have access to a RK board with a DSI display to test it (or the bridge regmap logic on RK btw...), I just "eye-balled" the RK code based on the public docs and it LGTM. > Neil > >> >> Big thank you to everyone who has contributed to this up to now, >> Adrian >> >> Adrian Ratiu (11): >> drm: bridge: dw_mipi_dsi: add initial regmap infrastructure >> drm: bridge: dw_mipi_dsi: abstract register access using reg_fields >> drm: bridge: dw_mipi_dsi: add dsi v1.01 support >> drm: bridge: dw_mipi_dsi: remove bind/unbind API >> dt-bindings: display: add i.MX6 MIPI DSI host controller doc >> ARM: dts: imx6qdl: add missing mipi dsi properties >> drm: imx: Add i.MX 6 MIPI DSI host platform driver >> drm: stm: dw-mipi-dsi: let the bridge handle the HW version check >> drm: bridge: dw-mipi-dsi: split low power cfg register into fields >> drm: bridge: dw-mipi-dsi: fix bad register field offsets >> Documentation: gpu: todo: Add dw-mipi-dsi consolidation plan >> >> .../display/imx/fsl,mipi-dsi-imx6.yaml | 112 +++ >> Documentation/gpu/todo.rst | 25 + >> arch/arm/boot/dts/imx6qdl.dtsi | 8 + >> drivers/gpu/drm/bridge/synopsys/Kconfig | 1 + >> drivers/gpu/drm/bridge/synopsys/dw-mipi-dsi.c | 713 ++++++++++++------ >> drivers/gpu/drm/imx/Kconfig | 8 + >> drivers/gpu/drm/imx/Makefile | 1 + >> drivers/gpu/drm/imx/dw_mipi_dsi-imx6.c | 399 ++++++++++ >> .../gpu/drm/rockchip/dw-mipi-dsi-rockchip.c | 7 +- >> drivers/gpu/drm/stm/dw_mipi_dsi-stm.c | 16 +- >> 10 files changed, 1059 insertions(+), 231 deletions(-) >> create mode 100644 Documentation/devicetree/bindings/display/imx/fsl,mipi-dsi-imx6.yaml >> create mode 100644 drivers/gpu/drm/imx/dw_mipi_dsi-imx6.c >>