Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp640108ybt; Wed, 1 Jul 2020 06:49:33 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxd1B5y0pHaU+OVaq99H7tUh9Hgpq7fhXIRHtqw5gDuveyL0Ahx0bwno2MxxNI4mnxqttaf X-Received: by 2002:aa7:d848:: with SMTP id f8mr20491570eds.329.1593611373684; Wed, 01 Jul 2020 06:49:33 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593611373; cv=none; d=google.com; s=arc-20160816; b=e4Y9F+ZMVTjjAhbwSpH82/wr8it+VrtgiswGl6VPoSeuKAJOphx8QNTTBgvwG2984n I+l2HHEUTKOotQuPytaqud9ir4BYQ2i98hKbNJZy5QslVpxVJx70PewJ5cPmJyYTj5Be Kg0QvUSrwTEc/1rAHERduK4s8N7guAzOFxkltQMF6kWJuf2k5b4Xyo6F5txcarfeFeUS 4oIdk4z5gn+rkEXRMFdRQVGugpuP3GEOrZI3nKKnqx9PEFuHjYWfebqgwiQUNrXcXWoM KWWL+biPD3TNK7roG65xGEWf5zU+23gVJF/zZAExwfcU8aYxRSWZBhlYsTvkrF8OUsQm XpjA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=oH3EHFncQ0DsxQdmKk57oLCbdOGc17uHvWauyi3Ygmo=; b=XuMc6ZuDSE37p4hg88f6AjdjtxO91ukQq6bfw9FznMPkOzBbYgGfi4EyFUHbz/Rvcj S28EbF8gwG52aLkfCVALtLeNAxrQxTQi1P3p2kG4QOIwhMnOKr2HcW8LuY09/Jc2Fjmi 20ljMfXuoqabw82/fUdUprTt51jEQ7BfKEhqOUpqnjUf6NH9GJo8atuF+RB8zIsEqiI6 8/UriznqPazDpW6dnb8tRNRgNMPvq6kKIMlGDb82PEwL2SUkfShtfnKf97F12h7QNRxV CeS3pSsFHv56Cr0qqhhRdef0ZGeogKvZJDVunrqx4nfxHx7Il7IBOeWBtEue5FBHuNXJ G4Aw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass (test mode) header.i=@ideasonboard.com header.s=mail header.b=VliOYdrX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z17si3995237ejo.11.2020.07.01.06.49.11; Wed, 01 Jul 2020 06:49:33 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass (test mode) header.i=@ideasonboard.com header.s=mail header.b=VliOYdrX; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730856AbgGANtC (ORCPT + 99 others); Wed, 1 Jul 2020 09:49:02 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44970 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730408AbgGANtC (ORCPT ); Wed, 1 Jul 2020 09:49:02 -0400 Received: from perceval.ideasonboard.com (perceval.ideasonboard.com [IPv6:2001:4b98:dc2:55:216:3eff:fef7:d647]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B685CC08C5C1; Wed, 1 Jul 2020 06:49:01 -0700 (PDT) Received: from pendragon.bb.dnainternet.fi (81-175-216-236.bb.dnainternet.fi [81.175.216.236]) by perceval.ideasonboard.com (Postfix) with ESMTPSA id 0D3A7556; Wed, 1 Jul 2020 15:48:59 +0200 (CEST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=ideasonboard.com; s=mail; t=1593611340; bh=S8TQ71TulTFVrL2Q9zX8NQ+PuGr/u92GnJGOwJrQiwI=; h=From:To:Cc:Subject:Date:From; b=VliOYdrXr2sKPCqJSh4YoJzsM8dwmiUS8vf/kCrxHAg3hromhADuzZVpsyniQ1Amm 9XOcQGi0KI3Nw8nnYMH0MHJ/cFaYC4SIEnT0z3il6xRVVIRY+ewHUMqZjIgEJqFfNx JFTHrl6RXUWGdNIcSZIZv5yTQmQGnOx7n1i5b9DM= From: Laurent Pinchart To: devicetree@vger.kernel.org Cc: Kishon Vijay Abraham I , Vinod Koul , Anurag Kumar Vulisha , linux-kernel@vger.kernel.org, Rob Herring Subject: [PATCH] dt-bindings: phy: zynqmp-psgtr: Fix example's numbers of cells in reg Date: Wed, 1 Jul 2020 16:48:53 +0300 Message-Id: <20200701134853.30656-1-laurent.pinchart@ideasonboard.com> X-Mailer: git-send-email 2.27.0 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The DT examples are by default compiled in a parent that has #address-cells and #size-cells both set to 1. Fix the example accordingly, even if it doesn't match the actual hardware, as this is the recommended practice for DT bindings examples. Fixes: cea0f76a483d ("dt-bindings: phy: Add DT bindings for Xilinx ZynqMP PSGTR PHY") Signed-off-by: Laurent Pinchart --- Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml b/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml index 09e3cde7ebca..04d5654efb38 100644 --- a/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml +++ b/Documentation/devicetree/bindings/phy/xlnx,zynqmp-psgtr.yaml @@ -94,8 +94,8 @@ examples: - | phy: phy@fd400000 { compatible = "xlnx,zynqmp-psgtr-v1.1"; - reg = <0x0 0xfd400000 0x0 0x40000>, - <0x0 0xfd3d0000 0x0 0x1000>; + reg = <0xfd400000 0x40000>, + <0xfd3d0000 0x1000>; reg-names = "serdes", "siou"; clocks = <&refclks 3>, <&refclks 2>, <&refclks 0>; clock-names = "ref1", "ref2", "ref3"; -- Regards, Laurent Pinchart