Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp658360ybt; Wed, 1 Jul 2020 07:11:30 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxm30yWkHTTazfDeLeibr0OlTZvI2e4Yw6UHlqEZK2pFlFJN21C2Qn3Exp0JyUyjnTW1ZZV X-Received: by 2002:a17:906:4942:: with SMTP id f2mr24220126ejt.125.1593612690665; Wed, 01 Jul 2020 07:11:30 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593612690; cv=none; d=google.com; s=arc-20160816; b=EUUQ45OZUh4iOhQZPYOACIaDMVQBPPWR4Ow6dk2471JQDdrI7Jd/D9jottqXgaX+IQ ECKq0PwZT73E5E9eC/BJ/qkCDUSnN0WN58naQ2uJ3oHIteuMjTI3yUBEzzi0cvraSRvF 7J2kIT+R6ROMDHTvXFQ9MTuh8WLlkhgW37i0Xu4Ism+oUoDjCKjbILHKZ59Pl0csVMO2 pTQM2DR4UC73+rqvH9SHgQSPkVhBKCP5GejS9NxyNPScRYskSwtUALjNerQiRuFaaFsb MUz0jO4n0WIcYHpTpa37OCL/c/nBmQnVhv852ScINHDjt/PLycAM4/q6jzUluicGkBpQ yT2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=P/P3F3XEPXIiHBtprCyJGmIkmTTIjneNamDkMb/+IKY=; b=FxRwWuh7EvVBVmLcDyecodScB/hhYYsBwwKOnBGShMywj72hcNJ+EzowZ60ET+DAaC sBzb3iek0k9X2HoUq72LVmfLeParn2R5YUJQovvswc0inQ7eMH38NUmRs1OWodlyevG7 /DOSfaPQxEmpGBjvPnH/t41xoZQyi0AVUKtDfBS7qhNCJMtoQ7s/QWaDxGRWQxqMQ/+Z waz2iVH1T1QHi9tgz+xgykt1OuT2df8IIhJ2rTTj4Ymmmz8qLw+/pFtlo93yxomSWSuw 4TZbVqqUDurFLW7+kvEg8vbEb5Lmw+XUG9WPQmW6KN8v2CV+ioYMpFu4QCZZ6COVWeuF LLpQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=IBG+Yvvb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n27si3845161eje.543.2020.07.01.07.11.07; Wed, 01 Jul 2020 07:11:30 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=IBG+Yvvb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731193AbgGAOJI (ORCPT + 99 others); Wed, 1 Jul 2020 10:09:08 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:48086 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728021AbgGAOJH (ORCPT ); Wed, 1 Jul 2020 10:09:07 -0400 Received: from mail-lj1-x241.google.com (mail-lj1-x241.google.com [IPv6:2a00:1450:4864:20::241]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8E0CDC08C5C1 for ; Wed, 1 Jul 2020 07:09:06 -0700 (PDT) Received: by mail-lj1-x241.google.com with SMTP id h22so19984470lji.9 for ; Wed, 01 Jul 2020 07:09:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=P/P3F3XEPXIiHBtprCyJGmIkmTTIjneNamDkMb/+IKY=; b=IBG+YvvbuNPKZx2AedrFTn56DnNjAVZWf6WQa+RjBf1mdVwCqjoRe0EOWxf2ZsoKNQ b3hN7uxRdo5X8H/WxKRrWNv4IyQKZwMoGr//UG1BFvD4G80WjJOuxFI0S8bxutB3aBRl 0/x5mSLjtl4ALH8xL/qo+ZuHm23MTE7a2MYUMiRAg/rYpwUXAIxp59VbVjZJG/Hg96Sn hEzhJrOi4WgvPeIsoPcSEAEswQ7oN1c+jfCtzg2mmXxV5FSYwIaFA8bEm8UDPlzSbyMJ aadoEpZuQ0drFWEe4DVzI5jCEAc/lkkdTwT+Hos/7mwpPZM6Hkqr1Z1EvfYJ5dWXx569 LKBQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=P/P3F3XEPXIiHBtprCyJGmIkmTTIjneNamDkMb/+IKY=; b=Eis4Zc4zco8+w0PDCv2tqj4k7YITZJgqfGeIuIe9XW9llfZQxrbAMiZW06rKldK9zg 9TzuJ0WEiOgjsOQ4BYT12ByM9V5xct+AC70alIuOIki8g4SKFQSpJgwcFJkUXGauVQwg PkK+g/qt29Nbz327o6SBpPpNpv42NJFt3qC1bX6FkVRXFhK8wUFZK4+0h2hWGhCC1wuB kbpcjE7s/b2HV9gmlyBEkvEFuzrMbselHy8lyBBb8WSy1fr/J7HQZ609lvTBUd1VQ/hb tQx/4oNyMEbLAQ3Snw1ZOR248FzwDXtbJHQ4/l8Jrifu8rzHmlowGvLZXcOgdmKGH8cw 7bZw== X-Gm-Message-State: AOAM5310PhvMc00ciQVblCGaOd3iTmOM0RsN4CfD2JJeq3bdnrIQC+sa s7/lBTMMRLuNNOH80gRAE0CRQmhIBRuBtAIGQdA= X-Received: by 2002:a2e:82c8:: with SMTP id n8mr13197066ljh.123.1593612545107; Wed, 01 Jul 2020 07:09:05 -0700 (PDT) MIME-Version: 1.0 References: <20200629123215.1014747-1-lee.jones@linaro.org> <20200629123215.1014747-5-lee.jones@linaro.org> <20200701091518.GW1179328@dell> In-Reply-To: <20200701091518.GW1179328@dell> From: Baolin Wang Date: Wed, 1 Jul 2020 22:10:19 +0800 Message-ID: Subject: Re: [PATCH] mfd: sprd-sc27xx-spi: Fix-up bogus IRQ register offset and mask setting To: Lee Jones Cc: linux-arm-kernel@lists.infradead.org, LKML , Orson Zhai , Chunyan Zhang , Johan Hovold Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Jul 1, 2020 at 5:15 PM Lee Jones wrote: > > 'i / pdata->num_irqs' always equates to 0 and 'BIT(i % pdata->num_irqs)' > always ends up being BIT(i) here, so make that clearer in the code. If > the code base needs to support more than 32 IRQs in the future, this will > have to be reworked, but lets just keep it simple for as long as we can. > > This fixes the following W=1 warning: > > drivers/mfd/sprd-sc27xx-spi.c:255 sprd_pmic_probe() debug: sval_binop_unsigned: divide by zero > > Cc: Orson Zhai > Cc: Chunyan Zhang > Cc: Johan Hovold > Suggested-by: Baolin Wang > Signed-off-by: Lee Jones Thanks. Reviewed-by: Baolin Wang > > diff --git a/drivers/mfd/sprd-sc27xx-spi.c b/drivers/mfd/sprd-sc27xx-spi.c > index c305e941e435c..4a1a61e1a86ea 100644 > --- a/drivers/mfd/sprd-sc27xx-spi.c > +++ b/drivers/mfd/sprd-sc27xx-spi.c > @@ -251,10 +251,8 @@ static int sprd_pmic_probe(struct spi_device *spi) > return -ENOMEM; > > ddata->irq_chip.irqs = ddata->irqs; > - for (i = 0; i < pdata->num_irqs; i++) { > - ddata->irqs[i].reg_offset = i / pdata->num_irqs; > - ddata->irqs[i].mask = BIT(i % pdata->num_irqs); > - } > + for (i = 0; i < pdata->num_irqs; i++) > + ddata->irqs[i].mask = BIT(i); > > ret = devm_regmap_add_irq_chip(&spi->dev, ddata->regmap, ddata->irq, > IRQF_ONESHOT | IRQF_NO_SUSPEND, 0, -- Baolin Wang