Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp1107486ybt; Wed, 1 Jul 2020 19:18:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzanCsFIQMDyGwkLEq5kMxt2NPHxlDyKLHneB90R0wBNDYVKTuPDJo0O5f93Vzq/hR+U4st X-Received: by 2002:a05:6402:3113:: with SMTP id dc19mr31226189edb.20.1593656308913; Wed, 01 Jul 2020 19:18:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593656308; cv=none; d=google.com; s=arc-20160816; b=NNQYUV3QVoyT4Vit4BnXgCXFlS+PwA1cHfGhhhTk7pgHrK5/7Aii0McFRCZK2WmKIR aiVEwHscFT41YQCUUmgwXdZUPhHdcVyEgoJH4OlmM5BmHQ6ycF7nFj4fJZOrqtf5Q3Cw DzM9nE6u+U48F18bGMvzTUoE8wXbwqT8erbYA+HmzmBDBceM5svEWmQIi/yQfhkcJBAI 45fUdPHke/+DY0z4g6uaGQcWplmRVVS67ppxWOl8UsYlaqENae64FZ/zo758cvwSi3op X+IGVo3DiiNI9VZM0GYVTb7ADLBbQH9bFFk4GzV/pHkxaokHubK2frD6JCxKlOJLiJu7 l4bw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from; bh=s0Fjbtiv579JWTEz+GptQi0t3bZk1lgC2vi9fdEKFOI=; b=I/NU+Ix0pFBqmQPIubsNbhaG+URLgBcsNqWIz/ET0Z+ej0F0Yo83SqDpbAsSNHGMyK xl4DAkqmDCfQgHBVDNLw7R9dGiSjSjPsiU1P2uZyDwNoxjV8SVwbYM2Ymgau5djOTZx2 G8VGPV45iw3oPd+iOYYDF5RhpDgV33oTTGw98yefm9frufODc6z4WtSDrnHhkSIE+H61 6QZcD8CmS6s74GWlmk0DoSNjYJ1zJJcKlrtklLWOjzyohemFsCGlEaZVrVjdgGafBsGO UujTN3p5neE2fhkUtRW9igCN8tnLBjSsc+GqK1x25JZjToAouQFYMeA38hnWc53jV0Jy ttdg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id du15si6551223ejc.591.2020.07.01.19.18.05; Wed, 01 Jul 2020 19:18:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=nxp.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728128AbgGBCRv (ORCPT + 99 others); Wed, 1 Jul 2020 22:17:51 -0400 Received: from inva020.nxp.com ([92.121.34.13]:45898 "EHLO inva020.nxp.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725845AbgGBCRu (ORCPT ); Wed, 1 Jul 2020 22:17:50 -0400 Received: from inva020.nxp.com (localhost [127.0.0.1]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id 1615C1A0928; Thu, 2 Jul 2020 04:17:49 +0200 (CEST) Received: from invc005.ap-rdc01.nxp.com (invc005.ap-rdc01.nxp.com [165.114.16.14]) by inva020.eu-rdc02.nxp.com (Postfix) with ESMTP id E62EF1A0914; Thu, 2 Jul 2020 04:17:41 +0200 (CEST) Received: from localhost.localdomain (shlinux2.ap.freescale.net [10.192.224.44]) by invc005.ap-rdc01.nxp.com (Postfix) with ESMTP id 07EB4402DD; Thu, 2 Jul 2020 10:17:32 +0800 (SGT) From: Anson Huang To: mturquette@baylibre.com, sboyd@kernel.org, shawnguo@kernel.org, s.hauer@pengutronix.de, kernel@pengutronix.de, festevam@gmail.com, peng.fan@nxp.com, arnd@arndb.de, abel.vesa@nxp.com, aisheng.dong@nxp.com, fugang.duan@nxp.com, daniel.baluta@nxp.com, yuehaibing@huawei.com, sfr@canb.auug.org.au, linux-clk@vger.kernel.org, linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: Linux-imx@nxp.com Subject: [PATCH V4 0/5] Support building i.MX8 SoCs clock driver as module Date: Thu, 2 Jul 2020 10:14:29 +0800 Message-Id: <1593656074-10092-1-git-send-email-Anson.Huang@nxp.com> X-Mailer: git-send-email 2.7.4 X-Virus-Scanned: ClamAV using ClamSMTP Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Nowdays, there are more and more requirements of building SoC specific drivers as modules, such as Android GKI (generic kernel image), this patch set supports building i.MX8 SoCs clock drivers as modules, including i.MX8MQ/MM/MN/MP/QXP, the common clock modules are: mxc-clk.ko for i.MX8MQ/MM/MN/MP, i.MX8QXP has linked the common scu/lpcg clock driver into its clock drivers. Since i.MX common clk driver will support module build and no longer selected by default, so for i.MX ARMv7 platforms, add clock configuration for each SoC and they are selected by default if the corresponding SoC config is selected. Changes since V3: - merge all i.MX8M SoCs patches together; - add module author/description; - drop __setup_param() change, it is ONLY needed for built-in version, so just add #if check for module build; - link common scu and lpcg clock into i.MX8QXP clock driver, then export is no needed for common scu/lpcg clock driver. Anson Huang (5): clk: composite: Export clk_hw_register_composite() clk: imx: Add clock configuration for ARMv7 platforms clk: imx: Support building i.MX common clock driver as module clk: imx8m: Support module build clk: imx8qxp: Support building i.MX8QXP clock driver as module drivers/clk/clk-composite.c | 1 + drivers/clk/imx/Kconfig | 112 ++++++++++++++++++++++++++++++++++--- drivers/clk/imx/Makefile | 79 +++++++++++++------------- drivers/clk/imx/clk-composite-8m.c | 2 + drivers/clk/imx/clk-cpu.c | 2 + drivers/clk/imx/clk-frac-pll.c | 2 + drivers/clk/imx/clk-gate2.c | 2 + drivers/clk/imx/clk-imx8mm.c | 4 ++ drivers/clk/imx/clk-imx8mn.c | 4 ++ drivers/clk/imx/clk-imx8mp.c | 4 ++ drivers/clk/imx/clk-imx8mq.c | 4 ++ drivers/clk/imx/clk-imx8qxp-lpcg.c | 10 +++- drivers/clk/imx/clk-imx8qxp.c | 11 +++- drivers/clk/imx/clk-pll14xx.c | 5 ++ drivers/clk/imx/clk-sscg-pll.c | 2 + drivers/clk/imx/clk.c | 22 ++++++-- 16 files changed, 209 insertions(+), 57 deletions(-) -- 2.7.4