Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
From:   Robin Gong <yibin.gong@nxp.com>
To:     vkoul@kernel.org, robh+dt@kernel.org, shawnguo@kernel.org,
        s.hauer@pengutronix.de, festevam@gmail.com,
        catalin.marinas@arm.com, will@kernel.org, dan.j.williams@intel.com,
        angelo@sysam.it
Cc:     kernel@pengutronix.de, linux-imx@nxp.com,
        dmaengine@vger.kernel.org, devicetree@vger.kernel.org,
        linux-kernel@vger.kernel.org, linux-arm-kernel@lists.infradead.org
Subject: [PATCH v1 0/9] add fsl-edma3 support
Date:   Thu,  2 Jul 2020 23:08:00 +0800
Message-Id: <1593702489-21648-1-git-send-email-yibin.gong@nxp.com>
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from robin-OptiPlex-790.ap.freescale.net (119.31.174.67) by SG2PR01CA0172.apcprd01.prod.exchangelabs.com (2603:1096:4:28::28) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_CBC_SHA256) id 15.20.3153.24 via Frontend Transport; Thu, 2 Jul 2020 06:53:31 +0000
X-Mailer: git-send-email 2.7.4
X-Originating-IP: [119.31.174.67]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 19c00ea1-79ca-4ebc-0c27-08d81e54a4cd
X-MS-TrafficTypeDiagnostic: VI1PR04MB6943:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <VI1PR04MB694352D360FCD7693F58C4D3896D0@VI1PR04MB6943.eurprd04.prod.outlook.com>
X-MS-Oob-TLC-OOBClassifiers: OLM:6430;
X-Forefront-PRVS: 0452022BE1
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: F50p6JGoAYuKhcIQMDNWrEo+iOcpHXAIVcQREboDXRAVYcIqNpf7cLHBBR052uHPY7gIRDjmNNchiuJiTcsqjxtzHLxDTNKG1YZbpJjOl84ssA6J0pI52X2n23YjDmxLB97fqJer4KepJynEiNMBkwufrRPiFyF7c4ozbAEXO7fWBCbGvweH/ZGNf6WmU2CY8day2KmufGOVTvL/JOrUvCdxRGz5tAksDHeXsz01cLJDW7IuBxdGCZH4PZ7q8ACtmiAyIkZ8X7qSMREiZur9FEGY3WKin/M77MG7Yyc2ke+CVYr2Rl7RYqGK2ZaOLOYp6Zg8KcT/pNkhselb5hKcAQ==
X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:VE1PR04MB6638.eurprd04.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(4636009)(396003)(136003)(366004)(376002)(39860400002)(346002)(83380400001)(66476007)(6666004)(66946007)(66556008)(52116002)(36756003)(8936002)(2616005)(6486002)(956004)(6512007)(186003)(7416002)(4326008)(26005)(2906002)(8676002)(86362001)(16526019)(478600001)(6506007)(5660300002)(316002);DIR:OUT;SFP:1101;
X-MS-Exchange-AntiSpam-MessageData: LTWeDXTJa+HHHOY3JzNJJaQb82g3te/SmI2L+O2MjpRHqikJeHmsap69Yh3JYfQOB9OuqY/me3D+Ywc44kfOz9qkCxOFjI2SsZ3YuppiQBAxSek0lYekm+4ZkeFqwJmxeNejLO8Pk8MAd6DFcGXBVD/vB/rXgVgqxP1LumoVg5gGMychC3e0DKRjyZMAZ7diP7Wa7vHZVBLMzKp/2Fzo2f6C5Vmt5HCeLVxTRbLAZNtruRgY7z2c2JE8GDozaSrKN39WQzJEF6FLY5Kv8bCwADy/E83Vecaf+gMeTUjojvvtB9W23hwsiMPCqlYtKJbRKbdOmmxEgR3LhXrpv1KlHL07ieMA8nlKP3F9SSTst48te0ULTBPQOl44Hsk/aUw1NLSD6uDsnu+nMhMwetPPg/iz5I/KLTE0KZA+5iGAuJ6NLIKEnFpI27wQucjImNM+pq8P7lxJ6s/SNrw/jRo+KyWZXecXYjvtD9PzHqx66E0=
X-OriginatorOrg: nxp.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 19c00ea1-79ca-4ebc-0c27-08d81e54a4cd
X-MS-Exchange-CrossTenant-AuthSource: VE1PR04MB6638.eurprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 02 Jul 2020 06:53:36.6371
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: 686ea1d3-bc2b-4c6f-a92c-d99c5c301635
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: OpCvgbb8u2oIwb2sOTuhDRqRgCjDCpXGpfpXXt37FRs0K6k5iTVXpMgZUY9W/SGj5CR4XWo3tZ1AXIFqonCbIg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: VI1PR04MB6943
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

This patchset enable fsl-edma3 which is used on i.mx8qxp/i.mx8qm. There
are big changes on fsl-edma so that add indepent fsl-edma3 here:

1. split memory address for per channel, while all channels share the same
   memory address and the same control registers CR/INT..etc.
2. all TCD registers of channels are continuous on legacy edma but split on
   edma3.
3. per interrupt per channel on edma3.
4. totally different register layer and add some register such as SBR
5. power domain support, per domain per channel.


The first 4 patches are used for preparing no any function changes involed.

Robin Gong (9):
  dmaengine: fsl-edma: move edma_request functions into drvdata
  dmaengine: fsl-edma-common: add condition check for fsl_edma_chan_mux
  dmaengine: fsl-edma-common: add fsl_chan into fsl_edma_fill_tcd
  dmaengine: fsl-edma-common: export fsl_edma_set_tcd_regs
  dmaengine: fsl-edma3: add fsl-edma3 driver
  dt-bindings: dma: add fsl-edma3 yaml
  firmware: imx: scu-pd: correct dma resource
  arm64: dts: imx8qxp: add edma2
  arm64: configs: defconfig: add CONFIG_FSL_EDMA3

 .../devicetree/bindings/dma/nxp,fsl-edma3.yaml     | 129 ++++++
 arch/arm64/boot/dts/freescale/imx8qxp.dtsi         |  38 ++
 arch/arm64/configs/defconfig                       |   1 +
 drivers/dma/Kconfig                                |  12 +
 drivers/dma/Makefile                               |   1 +
 drivers/dma/fsl-edma-common.c                      | 151 +++++--
 drivers/dma/fsl-edma-common.h                      |  30 ++
 drivers/dma/fsl-edma.c                             |  10 +-
 drivers/dma/fsl-edma3.c                            | 493 +++++++++++++++++++++
 drivers/dma/mcf-edma.c                             |   2 +
 drivers/firmware/imx/scu-pd.c                      |   7 +-
 11 files changed, 844 insertions(+), 30 deletions(-)
 create mode 100644 Documentation/devicetree/bindings/dma/nxp,fsl-edma3.yaml
 create mode 100644 drivers/dma/fsl-edma3.c

-- 
2.7.4