Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp1266725ybt; Thu, 2 Jul 2020 00:48:46 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyalP1j4k8O79khMSz2SyZCX2hOYEdHPTheW1CNy5oHeYxmLEmEPNqdjW45n0rDr3e11vdg X-Received: by 2002:a17:906:4b59:: with SMTP id j25mr21624779ejv.301.1593676126253; Thu, 02 Jul 2020 00:48:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593676126; cv=none; d=google.com; s=arc-20160816; b=V9tmqMv7HV2AJ0q0oAbFZahsZExNVJYQYEkt2NGEIyf/PQSt8yWCQCXu7j61gypMcJ gQsjVEpcfM3AiNPiLehk2ddi1qXoKQSDS0i0cA7bySzAVEQ3OWf4r21pxsmbc5xun1xk MRQbtR9/pxyhBGL+liLjSkk13t2FrixcC1IUW6b1E3UDJsus2u2v888Z4kTEPYdCgDTG OLH7tKvCWvPmg2lyUoogJK68rAZQtRN1MxqABNxDQK31mvziI1l0z8XKiI06fQT+Y/TX sO1RSBpkDzeR5ukmrFN2aPd9IiXR/7Y/FRBLfbNRTTuM2TLvivsSCIU8zZKJWsT+ph2H eQ5Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=wEt0VLaSvhUT7nyu4RhagnuYQaTu9Oo49aJG5CKXEWA=; b=xDeGJBldAGClnyec/M3XgODSrU9WvKG8nuGlkI9Qs2sUg7WT6iPn2wBEtemeawrBv0 Xzz8JSe8Y2TZ7LFTrxkGDP077HjB3NjpOEhaS8r+LSB3YBVUG9ZmDuApnBDsNB+gN5H4 i5Rj5IUnFpXes2ImpmRy5mnKqPNiq9+/l3zEXsIobC7ezuW0BJwOZLJ03pv8yg0u76cc jF5fY+tYsNYxcsq6SQkGR63q5Zta8MFxgBW6PZUPpbjINpTHw2jYGVSJbdKFp8PzSVqr naB3ydNvXynzVEJS9mdnsiBoGQpPZGQRUV7/1nVNwv7U801UIRjvQTRGH+BvHzR9wqHp 3+aQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=lxnFJtdj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dd13si3070460edb.153.2020.07.02.00.48.23; Thu, 02 Jul 2020 00:48:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@baylibre-com.20150623.gappssmtp.com header.s=20150623 header.b=lxnFJtdj; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728097AbgGBHsL (ORCPT + 99 others); Thu, 2 Jul 2020 03:48:11 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:41544 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726106AbgGBHsH (ORCPT ); Thu, 2 Jul 2020 03:48:07 -0400 Received: from mail-wr1-x441.google.com (mail-wr1-x441.google.com [IPv6:2a00:1450:4864:20::441]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 11EC2C08C5DC for ; Thu, 2 Jul 2020 00:48:07 -0700 (PDT) Received: by mail-wr1-x441.google.com with SMTP id f7so23939267wrw.1 for ; Thu, 02 Jul 2020 00:48:06 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=baylibre-com.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=wEt0VLaSvhUT7nyu4RhagnuYQaTu9Oo49aJG5CKXEWA=; b=lxnFJtdjqdyomQz5Uqnw4CFN9OXCaeJ3tSP+BnZ/2It5vZjpRhP+L3FFpkhIRpPEIe 3JFyNWS1ibcqnHcIvR3y4WN+yRjhwdHrxcJuJei1ac2lsf3MN4ydIsU78pE1zYEUQMq3 t5+RhYs1CdfkOd/wGiD2YhjbCHtSl1uTFlOq81Xr2Hs8wSjVyH7B1OnpajbMm2CrAHuM T1KQ8pHRKqLUxv5p9S7QN68YEzmrEqQIDzKZheT0staBZjiNyNq6mztAD4g2EeloyQQO BLfYy9QeTTyIP+uTMdoAOKVEaB4MEChD3UfkBmxN8Q/d/zywnXvT+BjYslu0Bk81o7vW 70og== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=wEt0VLaSvhUT7nyu4RhagnuYQaTu9Oo49aJG5CKXEWA=; b=Bff6AqE4umZ2VB0WQD0Kc9NzY8fQPQ5GmmfKze3KsZrClhCufgkfRvQ0jhqw94Nd7f kF8m8h2LTp8u8LwY0h+CXjbY7ykIkmp8qJWc7GGQ9jpxgXIC5SVnzzjaW6Ec3YkE5xzO z8PidZxB7tVKrvF7rY0OscB504h+mvUgHNMTmY2qtU6vL7QB77m2asCme8C7SgpjkfE2 H8Vb6p6Jb/C6lA2seFeOWzIVkdB7UxaQY+ktY5hbgknVx9rLx9YQ9gxZi/hOI6GmNlH2 VGdsaFE3y9Nf6y/8R7/UCSk+p1+ELztBJ56Ya+a/yZMSomeV1GGsB9xtG+Ogql1Z4svF MRdw== X-Gm-Message-State: AOAM53257Bc4DPDiZP4hztgHgnZJ8nef1EC+wEw1ctOSD9xY6enrCJaZ ZRHf1U46l4W4TVbky5zuGxesbw== X-Received: by 2002:a05:6000:1107:: with SMTP id z7mr29681003wrw.355.1593676085612; Thu, 02 Jul 2020 00:48:05 -0700 (PDT) Received: from bender.baylibre.local ([2a01:e35:2ec0:82b0:7023:727a:c688:cf9b]) by smtp.gmail.com with ESMTPSA id z1sm10001882wru.30.2020.07.02.00.48.04 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 02 Jul 2020 00:48:05 -0700 (PDT) From: Neil Armstrong To: daniel@ffwll.ch, dri-devel@lists.freedesktop.org Cc: jianxin.pan@amlogic.com, Neil Armstrong , linux-amlogic@lists.infradead.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Kevin Hilman Subject: [PATCH v8 2/6] drm/meson: add Amlogic Video FBC registers Date: Thu, 2 Jul 2020 09:47:55 +0200 Message-Id: <20200702074759.32356-3-narmstrong@baylibre.com> X-Mailer: git-send-email 2.22.0 In-Reply-To: <20200702074759.32356-1-narmstrong@baylibre.com> References: <20200702074759.32356-1-narmstrong@baylibre.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Add the registers of the VPU VD1 Amlogic FBC decoder module, and routing register. Tested-by: Kevin Hilman Signed-off-by: Neil Armstrong --- drivers/gpu/drm/meson/meson_registers.h | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/drivers/gpu/drm/meson/meson_registers.h b/drivers/gpu/drm/meson/meson_registers.h index 8ea00546cd4e..08631fdfe4b9 100644 --- a/drivers/gpu/drm/meson/meson_registers.h +++ b/drivers/gpu/drm/meson/meson_registers.h @@ -144,10 +144,15 @@ #define VIU_SW_RESET_OSD1 BIT(0) #define VIU_MISC_CTRL0 0x1a06 #define VIU_CTRL0_VD1_AFBC_MASK 0x170000 +#define VIU_CTRL0_AFBC_TO_VD1 BIT(20) #define VIU_MISC_CTRL1 0x1a07 #define MALI_AFBC_MISC GENMASK(15, 8) #define D2D3_INTF_LENGTH 0x1a08 #define D2D3_INTF_CTRL0 0x1a09 +#define VD1_AFBCD0_MISC_CTRL 0x1a0a +#define VD1_AXI_SEL_AFBC (1 << 12) +#define AFBC_VD1_SEL (1 << 10) +#define VD2_AFBCD1_MISC_CTRL 0x1a0b #define VIU_OSD1_CTRL_STAT 0x1a10 #define VIU_OSD1_OSD_BLK_ENABLE BIT(0) #define VIU_OSD1_OSD_MEM_MODE_LINEAR BIT(2) @@ -365,6 +370,23 @@ #define VIU_OSD1_OETF_LUT_ADDR_PORT 0x1add #define VIU_OSD1_OETF_LUT_DATA_PORT 0x1ade #define AFBC_ENABLE 0x1ae0 +#define AFBC_MODE 0x1ae1 +#define AFBC_SIZE_IN 0x1ae2 +#define AFBC_DEC_DEF_COLOR 0x1ae3 +#define AFBC_CONV_CTRL 0x1ae4 +#define AFBC_LBUF_DEPTH 0x1ae5 +#define AFBC_HEAD_BADDR 0x1ae6 +#define AFBC_BODY_BADDR 0x1ae7 +#define AFBC_SIZE_OUT 0x1ae8 +#define AFBC_OUT_YSCOPE 0x1ae9 +#define AFBC_STAT 0x1aea +#define AFBC_VD_CFMT_CTRL 0x1aeb +#define AFBC_VD_CFMT_W 0x1aec +#define AFBC_MIF_HOR_SCOPE 0x1aed +#define AFBC_MIF_VER_SCOPE 0x1aee +#define AFBC_PIXEL_HOR_SCOPE 0x1aef +#define AFBC_PIXEL_VER_SCOPE 0x1af0 +#define AFBC_VD_CFMT_H 0x1af1 /* vpp */ #define VPP_DUMMY_DATA 0x1d00 -- 2.22.0