Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp2038785ybt; Thu, 2 Jul 2020 22:16:04 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyFbacrkX1bPj0uu+UJRRacZC+l25ncRAMq/3z47n8AyPGqE6Oj5apqnqMEQDjAVgSYlqd8 X-Received: by 2002:a17:906:90c1:: with SMTP id v1mr30172518ejw.481.1593753364036; Thu, 02 Jul 2020 22:16:04 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593753364; cv=none; d=google.com; s=arc-20160816; b=flrT545TsRkieBeNoXe9aQHUWSlhUqdSemWn3xWBHyz2Wsh3rRJd6yTx/Qf/UYA84o I/n9RObXdnRMYvDiR5wSe1eDVR9ZwinHhqe1XwyF0zc97b+/CxVsKrnVjBbacGD5tOD9 MZJnxlxSD3+Dens//Z/WnKXCP4V26Ga0VsRgDTd6SL82nj1lmH4LZoyvo3qjJNaOUeUA gK/f7wmWKl8Hl7EoSOQ0XjeaPEwmvShd047OrCd7fCMSDgUpqKbTMu772pznSrER4k55 8AWAXXVm4IADCnHx3iJNUsPA+N1dnnv/KyYtbVUyX6kYNnLAxiQsO9Hgur5f/fkD7vqW zomw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=B2Je28oMHAAi7zjCN1XqUoil0tAinl+dxRTsmjbwTek=; b=q9h0Y9taR4qE74UWd8geb2T3Sp0S8z0idshvcA6RHXmDECLRCCZfUnJ7WKDPtU186Y pqJTmMJtgAbpSEQD4EQUTfpSxtk2HUr8FxqeQG1Xy1YZVPO4ccpUiODewrsnEaOoaHDr DE1oXkcC/UsSx7oP6Io7xBeGebaRcdRH8oBZsAqLR5NHxV5CO5YdYoKTKlvkdWzNjLXW kBgAbe5YXptUWzA2pHZ9y+hXybZ5gRRJjZK+j3FQCh7eW9QnR9RlSKMpyfZTZJzlzfRw sis3gPu/vri9YYn4mwJ2ZZR7egr6fHQN1sOUEYV4uRFsdWS0Ty/QXb5/THHMXWIunVks Di/A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h23si7127633ejd.485.2020.07.02.22.15.40; Thu, 02 Jul 2020 22:16:04 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726035AbgGCFPb (ORCPT + 99 others); Fri, 3 Jul 2020 01:15:31 -0400 Received: from mx2.suse.de ([195.135.220.15]:57886 "EHLO mx2.suse.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725779AbgGCFPb (ORCPT ); Fri, 3 Jul 2020 01:15:31 -0400 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.221.27]) by mx2.suse.de (Postfix) with ESMTP id 33B3FB03E; Fri, 3 Jul 2020 05:15:29 +0000 (UTC) Subject: Re: [PATCH v2 1/4] x86/xen: remove 32-bit Xen PV guest support To: Boris Ostrovsky , xen-devel@lists.xenproject.org, x86@kernel.org, linux-kernel@vger.kernel.org Cc: Andy Lutomirski , Thomas Gleixner , Ingo Molnar , Borislav Petkov , "H. Peter Anvin" , Stefano Stabellini References: <20200701110650.16172-1-jgross@suse.com> <20200701110650.16172-2-jgross@suse.com> <6d0b517a-6c53-61d3-117b-40e33e013037@oracle.com> From: =?UTF-8?B?SsO8cmdlbiBHcm/Dnw==?= Message-ID: <96159aed-9fdb-9fcb-a1b1-7c6c2c47e6a1@suse.com> Date: Fri, 3 Jul 2020 07:15:27 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.9.0 MIME-Version: 1.0 In-Reply-To: <6d0b517a-6c53-61d3-117b-40e33e013037@oracle.com> Content-Type: text/plain; charset=utf-8; format=flowed Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 03.07.20 00:59, Boris Ostrovsky wrote: > On 7/1/20 7:06 AM, Juergen Gross wrote: >> Xen is requiring 64-bit machines today and since Xen 4.14 it can be >> built without 32-bit PV guest support. There is no need to carry the >> burden of 32-bit PV guest support in the kernel any longer, as new >> guests can be either HVM or PVH, or they can use a 64 bit kernel. >> >> Remove the 32-bit Xen PV support from the kernel. >> >> Signed-off-by: Juergen Gross >> --- >> arch/x86/entry/entry_32.S | 109 +---------- >> arch/x86/include/asm/proto.h | 2 +- >> arch/x86/include/asm/segment.h | 2 +- >> arch/x86/kernel/head_32.S | 31 --- >> arch/x86/xen/Kconfig | 3 +- >> arch/x86/xen/Makefile | 3 +- >> arch/x86/xen/apic.c | 17 -- >> arch/x86/xen/enlighten_pv.c | 48 +---- > > > Should we drop PageHighMem() test in set_aliased_prot()? > > > (And there are few other places where is is used, in mmu_pv.c) Yes, will drop those. > > > >> @@ -555,13 +547,8 @@ static void xen_load_tls(struct thread_struct *t, unsigned int cpu) >> * exception between the new %fs descriptor being loaded and >> * %fs being effectively cleared at __switch_to(). >> */ >> - if (paravirt_get_lazy_mode() == PARAVIRT_LAZY_CPU) { >> -#ifdef CONFIG_X86_32 >> - lazy_load_gs(0); >> -#else > > > I think this also needs an adjustment to the preceding comment. Yes. > > >> >> -#ifdef CONFIG_X86_PAE >> -static void xen_set_pte_atomic(pte_t *ptep, pte_t pte) >> -{ >> - trace_xen_mmu_set_pte_atomic(ptep, pte); >> - __xen_set_pte(ptep, pte); > > > Probably not for this series but I wonder whether __xen_set_pte() should > continue to use hypercall now that we are 64-bit only. As Andrew wrote already the hypercall will be cheaper. I'll adjust the comment, though. > > >> @@ -654,14 +621,12 @@ static int __xen_pgd_walk(struct mm_struct *mm, pgd_t *pgd, > > > Comment above should be updated. Yes. Juergen