Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp4042037ybt; Sun, 5 Jul 2020 15:08:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxTrLYRa4zfrV+EowHjUUdjoFhr7o85gzyRG49v8RGenlEZMg4CYtARe6qM8xkM62FucH2D X-Received: by 2002:a17:906:f101:: with SMTP id gv1mr36076573ejb.327.1593986917463; Sun, 05 Jul 2020 15:08:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1593986917; cv=none; d=google.com; s=arc-20160816; b=KPZ+3TYRWq6kHujYn5ifI9S6Pxf8eCpEctMv2Grg2a7ZUXZlxKsU3DTrbpE+C+7pjK 5KyMEolRHVsu3VQOtEkLofHI3Y6amAi99+PHrqRT0FBEkTXvNQmwmoXmb6wnxeSOqzMK kGt0YWCAq2flrlwlaoGQmfNzP447sqW3O906+bDWBRx7eQxkf75LR4THBR4/CZXsg71g HFVJ9LZGASFRM24Jgw0zqL2sRwPwDLWFSBkWOqJi4JyamRvg7Y/mPr6ZV2nx5SQJMtwz WK+BVe49XJtYQ5N18MoumhMfrqkKIWXb3+j6UAMpoF6nt1y35UsI3Up7zCDnw6C6v6LJ 793g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=XTmP1kdrLIA4a/R4ufvS0RTRO6OFxI1caQlPNeYbYnE=; b=icEdJsR+62jAyR2FCk7HOKdK36TMo2c5hkrYS4sx7yMosMafgaQeEsi941Vr1GF379 ypg4jrA0JQrAecHAyT2HbxyxEFRgHDbf7FBA64dpyFhKx8WGMFFkjkSjqPF0EoCypA79 Cw+K4RWfudVnIDqrQAYVnOPaJ1tyEtlA4w5mDV9AWO6z4ZpcpGKpSui4ilOmnGB01bKH jarW8KgBduQqmrvPTEcDb5/fMHVdviNw3AtJBmrJM8YVjgHdI1ES+bbz3l7L1eaVAyp/ VEnjAmSgaCqF9djAUgHZbwgPU6qSX7+w5lce6EwRxzUmKiVFbzmnzVohHU0W8n3ykxrw o2UQ== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l6si12042688edq.465.2020.07.05.15.08.14; Sun, 05 Jul 2020 15:08:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=collabora.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728169AbgGEVLq (ORCPT + 99 others); Sun, 5 Jul 2020 17:11:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:37968 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727785AbgGEVLq (ORCPT ); Sun, 5 Jul 2020 17:11:46 -0400 Received: from bhuna.collabora.co.uk (bhuna.collabora.co.uk [IPv6:2a00:1098:0:82:1000:25:2eeb:e3e3]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 2DD20C061794; Sun, 5 Jul 2020 14:11:46 -0700 (PDT) Received: from [127.0.0.1] (localhost [127.0.0.1]) (Authenticated sender: koike) with ESMTPSA id 7643F2A2D58 Subject: Re: [PATCH v1] arm64: dts: actions: Fix smp Bringing up secondary CPUs To: Matheus Castello , afaerber@suse.de, manivannan.sadhasivam@linaro.org Cc: devicetree@vger.kernel.org, linux-actions@lists.infradead.org, linux-kernel@vger.kernel.org, robh+dt@kernel.org, linux-arm-kernel@lists.infradead.org, "kernel@collabora.com" , lkcamp@lists.libreplanetbr.org References: <20200705191944.404933-1-matheus@castello.eng.br> From: Helen Koike Message-ID: <6e42b5fe-8e30-42e9-3cf9-160eb5e0af6f@collabora.com> Date: Sun, 5 Jul 2020 18:11:36 -0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.7.0 MIME-Version: 1.0 In-Reply-To: <20200705191944.404933-1-matheus@castello.eng.br> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Matheus, On 7/5/20 4:19 PM, Matheus Castello wrote: > Change the enable-method to fix the failed to boot errors: > > [ 0.040330] smp: Bringing up secondary CPUs ... > [ 0.040683] psci: failed to boot CPU1 (-22) > [ 0.040691] CPU1: failed to boot: -22 > [ 0.041062] psci: failed to boot CPU2 (-22) > [ 0.041071] CPU2: failed to boot: -22 > [ 0.041408] psci: failed to boot CPU3 (-22) > [ 0.041417] CPU3: failed to boot: -22 > [ 0.041443] smp: Brought up 1 node, 1 CPU > [ 0.041451] SMP: Total of 1 processors activated. > > Tested on Caninos Labrador v3 based on Actions Semi S700. > > Signed-off-by: Matheus Castello I tested on the Caninos Labrador v3, and I don't get this errors anymore with this patch, and I have all 4 CPUs: [ 0.076961] smp: Brought up 1 node, 4 CPUs [ 0.574290] SMP: Total of 4 processors activated. Full boot log without your patch: http://ix.io/2qYU Full boot log with your patch: http://ix.io/2qYV Tested-by: Helen Koike Thanks Helen > --- > arch/arm64/boot/dts/actions/s700.dtsi | 33 +++++++++++++++++++-------- > 1 file changed, 23 insertions(+), 10 deletions(-) > > -- > 2.27.0 > > diff --git a/arch/arm64/boot/dts/actions/s700.dtsi b/arch/arm64/boot/dts/actions/s700.dtsi > index 2006ad5424fa..b28dbbcad27b 100644 > --- a/arch/arm64/boot/dts/actions/s700.dtsi > +++ b/arch/arm64/boot/dts/actions/s700.dtsi > @@ -14,37 +14,50 @@ / { > #size-cells = <2>; > > cpus { > - #address-cells = <2>; > + #address-cells = <1>; > #size-cells = <0>; > - > + > cpu0: cpu@0 { > device_type = "cpu"; > compatible = "arm,cortex-a53"; > - reg = <0x0 0x0>; > - enable-method = "psci"; > + reg = <0x0>; > + enable-method = "spin-table"; > + cpu-release-addr = <0 0x1f000020>; > + next-level-cache = <&L2>; > }; > > cpu1: cpu@1 { > device_type = "cpu"; > compatible = "arm,cortex-a53"; > - reg = <0x0 0x1>; > - enable-method = "psci"; > + reg = <0x1>; > + enable-method = "spin-table"; > + cpu-release-addr = <0 0x1f000020>; > + next-level-cache = <&L2>; > }; > > cpu2: cpu@2 { > device_type = "cpu"; > compatible = "arm,cortex-a53"; > - reg = <0x0 0x2>; > - enable-method = "psci"; > + reg = <0x2>; > + enable-method = "spin-table"; > + cpu-release-addr = <0 0x1f000020>; > + next-level-cache = <&L2>; > }; > > cpu3: cpu@3 { > device_type = "cpu"; > compatible = "arm,cortex-a53"; > - reg = <0x0 0x3>; > - enable-method = "psci"; > + reg = <0x3>; > + enable-method = "spin-table"; > + cpu-release-addr = <0 0x1f000020>; > + next-level-cache = <&L2>; > }; > }; > + > + L2: l2-cache { > + compatible = "cache"; > + cache-level = <2>; > + }; > > reserved-memory { > #address-cells = <2>; >