Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp706613ybt; Wed, 8 Jul 2020 09:41:05 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwFqGYCnaCkpet6g61/UjOUTGiwBjx9A4Nks+O+N3QXdy5w+7jzv22Ty8A/s6UmGXs7/yzY X-Received: by 2002:a17:906:b0d5:: with SMTP id bk21mr13947217ejb.93.1594226465626; Wed, 08 Jul 2020 09:41:05 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594226465; cv=none; d=google.com; s=arc-20160816; b=eoN5HApbN/s/qhlz0EqheVLekeiX8e6XgSapPzxMdx7UEbOX7SeW996wg3zROAQU+X l5z3P8dIzU4P+xMUgXFNNMj5Mvbx2NcqPjhEZWAIBl9vKwOnWTzjIXCPgNbqtuSyJ95y tt04GhIio+jn1JTClwygvmRo0ttGoDHB0QIcJWIPh39bfdLyWVItEeOaICTLWLrAjoe5 TNcM90IlKQmyhgZVZjc3VdfrRF2Pk6M28fBRIa6plUvlZPkI4Y1oC/Hz91936fOQBLkS ZnJ95n8iF82AOcmKcU6FPSgIgnzOz951lGFULnHxz8veb/++fYVQCzImEsbrkIG7WUCM tJ0g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=3H33l76/3q7qfMPvX3jjyDu6bhzC2oyLKuUchUjTtLQ=; b=qgrLENaU5d0rQ8wRLNAtihqTlFPVYyveVw+3Knpkdv9VrQEx07ozX8c5Sx8qWjbs6j lX/BFEo+v7pMWOr4gO+M2y6LdSOkM1Rjqf+B/gW/3Qjs3t5chs0MqGAQNsghIl3aCYfq 3llED1zukfzdv65aEw3sIhoQIeb0gf2YO4N64szLtHQ5bUE//jzI3favhZxSomNLv0tF 6ltfHzlkF4KR4SxwkLd1QGrW03LBCGNafeT7LQ5rkdcnAoVnk+4CxOUbNIsdMXXGs0rG EOzHd9cEMJaa7r1ozPhRmVFISs31T4bQY7Roin33OvP1wN0oUX/Ve83qRKYfkE1ZwH9Z I1HA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id r22si346616edm.474.2020.07.08.09.40.42; Wed, 08 Jul 2020 09:41:05 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730661AbgGHQkR (ORCPT + 99 others); Wed, 8 Jul 2020 12:40:17 -0400 Received: from foss.arm.com ([217.140.110.172]:51314 "EHLO foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730656AbgGHQkP (ORCPT ); Wed, 8 Jul 2020 12:40:15 -0400 Received: from usa-sjc-imap-foss1.foss.arm.com (unknown [10.121.207.14]) by usa-sjc-mx-foss1.foss.arm.com (Postfix) with ESMTP id 15337139F; Wed, 8 Jul 2020 09:40:15 -0700 (PDT) Received: from merodach.members.linode.com (unknown [172.31.20.19]) by usa-sjc-imap-foss1.foss.arm.com (Postfix) with ESMTPSA id B03423F68F; Wed, 8 Jul 2020 09:40:13 -0700 (PDT) From: James Morse To: x86@kernel.org, linux-kernel@vger.kernel.org Cc: Fenghua Yu , Reinette Chatre , Thomas Gleixner , Ingo Molnar , Borislav Petkov , H Peter Anvin , Babu Moger , James Morse Subject: [PATCH v5 07/10] x86/resctrl: Add arch_needs_linear to explain AMD/Intel MBA difference Date: Wed, 8 Jul 2020 16:39:26 +0000 Message-Id: <20200708163929.2783-8-james.morse@arm.com> X-Mailer: git-send-email 2.20.1 In-Reply-To: <20200708163929.2783-1-james.morse@arm.com> References: <20200708163929.2783-1-james.morse@arm.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The configuration values user-space provides to the resctrl filesystem are ABI. To make this work on another architecture we want to move all the ABI bits out of /arch/x86 and under /fs. To do this, the differences between AMD and Intel CPUs needs to be explained to resctrl via resource properties, instead of function pointers that let the arch code accept subtly different values on different platforms/architectures. For MBA, Intel CPUs reject configuration attempts for non-linear resources, whereas AMD ignore this field as its MBA resource is never linear. To merge the parse/validate functions we need to explain this difference. Add arch_needs_linear to indicate the arch code needs the linear property to be true to configure this resource. AMD can set this and delay_linear to false. Intel can set arch_needs_linear to true to keep the existing "No support for non-linear MB domains" error message for affected platforms. Signed-off-by: James Morse Reviewed-by: Reinette Chatre Reviewed-by: Babu Moger --- An alternative to this is for Intel non-linear MBA resources to clear alloc_capable as they can't be configured anyway. --- arch/x86/kernel/cpu/resctrl/core.c | 3 +++ arch/x86/kernel/cpu/resctrl/ctrlmondata.c | 8 +++++++- arch/x86/kernel/cpu/resctrl/internal.h | 2 ++ 3 files changed, 12 insertions(+), 1 deletion(-) diff --git a/arch/x86/kernel/cpu/resctrl/core.c b/arch/x86/kernel/cpu/resctrl/core.c index e1fed3928b59..c6b73b0ee070 100644 --- a/arch/x86/kernel/cpu/resctrl/core.c +++ b/arch/x86/kernel/cpu/resctrl/core.c @@ -260,6 +260,7 @@ static bool __get_mem_config_intel(struct rdt_resource *r) r->num_closid = edx.split.cos_max + 1; max_delay = eax.split.max_delay + 1; r->default_ctrl = MAX_MBA_BW; + r->membw.arch_needs_linear = true; if (ecx & MBA_IS_LINEAR) { r->membw.delay_linear = true; r->membw.min_bw = MAX_MBA_BW - max_delay; @@ -267,6 +268,7 @@ static bool __get_mem_config_intel(struct rdt_resource *r) } else { if (!rdt_get_mb_table(r)) return false; + r->membw.arch_needs_linear = false; } r->data_width = 3; @@ -288,6 +290,7 @@ static bool __rdt_get_mem_config_amd(struct rdt_resource *r) /* AMD does not use delay */ r->membw.delay_linear = false; + r->membw.arch_needs_linear = false; r->membw.min_bw = 0; r->membw.bw_gran = 1; diff --git a/arch/x86/kernel/cpu/resctrl/ctrlmondata.c b/arch/x86/kernel/cpu/resctrl/ctrlmondata.c index 934c8fb8a64a..e3bcd77add2b 100644 --- a/arch/x86/kernel/cpu/resctrl/ctrlmondata.c +++ b/arch/x86/kernel/cpu/resctrl/ctrlmondata.c @@ -33,6 +33,12 @@ static bool bw_validate_amd(char *buf, unsigned long *data, unsigned long bw; int ret; + /* temporary: always false on AMD */ + if (!r->membw.delay_linear && r->membw.arch_needs_linear) { + rdt_last_cmd_puts("No support for non-linear MB domains\n"); + return false; + } + ret = kstrtoul(buf, 10, &bw); if (ret) { rdt_last_cmd_printf("Non-decimal digit in MB value %s\n", buf); @@ -82,7 +88,7 @@ static bool bw_validate(char *buf, unsigned long *data, struct rdt_resource *r) /* * Only linear delay values is supported for current Intel SKUs. */ - if (!r->membw.delay_linear) { + if (!r->membw.delay_linear && r->membw.arch_needs_linear) { rdt_last_cmd_puts("No support for non-linear MB domains\n"); return false; } diff --git a/arch/x86/kernel/cpu/resctrl/internal.h b/arch/x86/kernel/cpu/resctrl/internal.h index dd51e23e346b..cc72ba415c3d 100644 --- a/arch/x86/kernel/cpu/resctrl/internal.h +++ b/arch/x86/kernel/cpu/resctrl/internal.h @@ -371,6 +371,7 @@ struct rdt_cache { * @min_bw: Minimum memory bandwidth percentage user can request * @bw_gran: Granularity at which the memory bandwidth is allocated * @delay_linear: True if memory B/W delay is in linear scale + * @arch_needs_linear: True if we can't configure non-linear resources * @mba_sc: True if MBA software controller(mba_sc) is enabled * @mb_map: Mapping of memory B/W percentage to memory B/W delay */ @@ -378,6 +379,7 @@ struct rdt_membw { u32 min_bw; u32 bw_gran; u32 delay_linear; + bool arch_needs_linear; bool mba_sc; u32 *mb_map; }; -- 2.20.1