Received: by 2002:a05:6902:102b:0:0:0:0 with SMTP id x11csp752555ybt; Wed, 8 Jul 2020 10:46:24 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwOW0iTMV0SrLoDl4h661Vytye9lbI5PkIBMvo29CsaCrYDZwz9AluPQU6aRnJK++s7jON7 X-Received: by 2002:a05:6402:2212:: with SMTP id cq18mr71707373edb.173.1594230384700; Wed, 08 Jul 2020 10:46:24 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594230384; cv=none; d=google.com; s=arc-20160816; b=cUDSLllbAL+FxmKIPew3geVAP73POahy8KQvexOp31pqn8/p9GcCU6GzpOgZ+LWZg4 DSf14F0FLzTsxBc1rL2nygcnQKQ+17oSUPIYDvONkL/uFNMJ9XIyzAlDuYTlgXres41O KIhx4oA5hzkzHvE5Nwgs5gVLs2n+x9r5Vu7KZGInvsge5UlnOp/qpvvIY1Mth9/kawwU 0SPRw3ZkSvgbSvWKUxCdUZ3V1ubbKQpcPvvRB2bgCmbJkIVNxdqy2vUHbABwgoltT6Rk ZJSnBlRtX4M2J4MRSru/+0HJbhDbM+bDwT1DEbce7AmdzuosT1sRntg7sIgiq2TAaKK9 g1rg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature:dkim-signature; bh=ld0J1fBGkPaubdbqtuPwQXtIDQMOFVgRg/8rzgVDg+A=; b=FSDaI/EvuUZc0I4kzUyHFuUPec24eMpgiARXoLf4Jd1zS3LveAbBOU0bl5BZ3B5Pew +3LP89kR+Mxfjv+ToOalySh4zS4JxzjHsyXGMKmEVcDYCfo6CluGX5yCWe6j3vGIOZwn 5K+HDbv2IgbUx6Dvjn70pLDuE5Zv5PXSeeP2bSHJLEvXOBWY7kq2EQeBvGDLy5a1DEr8 NT66BvXIGfgc/VnULwAkLIbwwotmOUorLePL6hsCe1ULrWWg+sU1OGdFxBOt0F0LcO6n 8URos6p4JUuAHeYVuu9IxFVowPbQq2hS7iITE6eLXldhmxV6mDKeaFP/eG183+Bmr3SX t9WQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@cerno.tech header.s=fm3 header.b=fY0YjHXU; dkim=pass header.i=@messagingengine.com header.s=fm3 header.b=CoLsHTmM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cerno.tech Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z10si313478ejc.59.2020.07.08.10.46.01; Wed, 08 Jul 2020 10:46:24 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@cerno.tech header.s=fm3 header.b=fY0YjHXU; dkim=pass header.i=@messagingengine.com header.s=fm3 header.b=CoLsHTmM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=cerno.tech Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726929AbgGHRnV (ORCPT + 99 others); Wed, 8 Jul 2020 13:43:21 -0400 Received: from wnew4-smtp.messagingengine.com ([64.147.123.18]:42445 "EHLO wnew4-smtp.messagingengine.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726287AbgGHRnR (ORCPT ); Wed, 8 Jul 2020 13:43:17 -0400 Received: from compute4.internal (compute4.nyi.internal [10.202.2.44]) by mailnew.west.internal (Postfix) with ESMTP id 55BB02F3; Wed, 8 Jul 2020 13:43:16 -0400 (EDT) Received: from mailfrontend2 ([10.202.2.163]) by compute4.internal (MEProxy); Wed, 08 Jul 2020 13:43:17 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=cerno.tech; h= from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; s=fm3; bh=ld0J1fBGkPaub dbqtuPwQXtIDQMOFVgRg/8rzgVDg+A=; b=fY0YjHXU3Q6UEy6FY8hscoLThbqI/ QtOLbu7yg2GkY9JOigntbxDtk9zAkM0Gat3szkQx/9lTCQUla/Mc6jLftHnY2zCx axFaS96Aq/PmBT9TtbVmZLv50iV6I6HfadndN8WiFpIn2HtW3MUPFUB0xCCQlKgv fgdUIqp+I8UqrtYydiVJFRSNDhtXp+Gb0lkoRC5UVMvzGDh1zh9UPLHJYnCfWY7y o1LBABTle3QpspqQWmez/X5xA5u2MjQQHtPz30goUqUmYmrOCsM+BrMSkNxNcZX8 6ul6kO9Tcz/D6yhTE8RdDowthtpzZluWOlWxmjVK8hGMnI4KF3u6Bk2MQ== DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d= messagingengine.com; h=cc:content-transfer-encoding:date:from :in-reply-to:message-id:mime-version:references:subject:to :x-me-proxy:x-me-proxy:x-me-sender:x-me-sender:x-sasl-enc; s= fm3; bh=ld0J1fBGkPaubdbqtuPwQXtIDQMOFVgRg/8rzgVDg+A=; b=CoLsHTmM 8NkzaSs+YrrszLP7CznAn1KzjV16u1XyRDoDJSIGv2OdFFG3I7W/C3l5OVtu1k72 dBYSbWMt443jayL7DycHHlhjbFv5o8PPngIKbdRdh2HO3uWSOuP6jUrliKYKD46E bkCtJgavxDThG5AycHqauUzlegUaFBE2CMsbvh7hYe0NgwyCeZJAs6VCC6s9qJ/q VvSJUyzQJV75ptZFo7lYMW2GQcO6AMJU1NuO98dfrXEXPZ6j2NK6rJTfwqu9ZIhF aBFhGeduOEpgrEiWzvnNpIRmTzmc/pHSNXDgZOent9W6D4Dhkt21g7F7Yv0MmFqo 1BjtXUidgHtHmg== X-ME-Sender: X-ME-Proxy-Cause: gggruggvucftvghtrhhoucdtuddrgeduiedrudejgdduudejucetufdoteggodetrfdotf fvucfrrhhofhhilhgvmecuhfgrshhtofgrihhlpdfqfgfvpdfurfetoffkrfgpnffqhgen uceurghilhhouhhtmecufedttdenucesvcftvggtihhpihgvnhhtshculddquddttddmne cujfgurhephffvufffkffojghfggfgsedtkeertdertddtnecuhfhrohhmpeforgigihhm vgcutfhiphgrrhguuceomhgrgihimhgvsegtvghrnhhordhtvggthheqnecuggftrfgrth htvghrnhepvdekleevfeffkeejhfffueelteelfeduieefheduudfggffhhfffheevveeh hedvnecukfhppeeltddrkeelrdeikedrjeeinecuvehluhhsthgvrhfuihiivgepvdekne curfgrrhgrmhepmhgrihhlfhhrohhmpehmrgigihhmvgestggvrhhnohdrthgvtghh X-ME-Proxy: Received: from localhost (lfbn-tou-1-1502-76.w90-89.abo.wanadoo.fr [90.89.68.76]) by mail.messagingengine.com (Postfix) with ESMTPA id 8E9CC30600A6; Wed, 8 Jul 2020 13:43:15 -0400 (EDT) From: Maxime Ripard To: Nicolas Saenz Julienne , Eric Anholt Cc: dri-devel@lists.freedesktop.org, linux-rpi-kernel@lists.infradead.org, bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Dave Stevenson , Tim Gover , Phil Elwell , Maxime Ripard Subject: [PATCH v4 31/78] drm/vc4: crtc: Clear the PixelValve FIFO during configuration Date: Wed, 8 Jul 2020 19:41:39 +0200 Message-Id: <596dac201108233446694a1014726c51843172c5.1594230107.git-series.maxime@cerno.tech> X-Mailer: git-send-email 2.26.2 In-Reply-To: References: MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Even though it's not really clear why we need to flush the PV FIFO during the configuration even though we started by flushing it, experience shows that without it we get a stale pixel stuck in the FIFO between the HVS and the PV. Signed-off-by: Maxime Ripard --- drivers/gpu/drm/vc4/vc4_crtc.c | 2 +- 1 file changed, 1 insertion(+), 1 deletion(-) diff --git a/drivers/gpu/drm/vc4/vc4_crtc.c b/drivers/gpu/drm/vc4/vc4_crtc.c index 13fe0e370fb3..25a77cd46b28 100644 --- a/drivers/gpu/drm/vc4/vc4_crtc.c +++ b/drivers/gpu/drm/vc4/vc4_crtc.c @@ -358,7 +358,7 @@ static void vc4_crtc_config_pv(struct drm_crtc *crtc) if (is_dsi) CRTC_WRITE(PV_HACT_ACT, mode->hdisplay * pixel_rep); - CRTC_WRITE(PV_CONTROL, + CRTC_WRITE(PV_CONTROL, PV_CONTROL_FIFO_CLR | vc4_crtc_get_fifo_full_level_bits(vc4_crtc, format) | VC4_SET_FIELD(format, PV_CONTROL_FORMAT) | VC4_SET_FIELD(pixel_rep - 1, PV_CONTROL_PIXEL_REP) | -- git-series 0.9.1