Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp1780456ybh; Tue, 14 Jul 2020 07:12:52 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw5GdsbJ+HiV1oFGGHiT98ZKFgFVqrYHcutsJFlMy5PU5UXVVw3SkaBFu04LBv5ehG6+PNu X-Received: by 2002:a17:906:31c8:: with SMTP id f8mr4577710ejf.269.1594735972628; Tue, 14 Jul 2020 07:12:52 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594735972; cv=none; d=google.com; s=arc-20160816; b=MKWv86noSNHMGxTU50Zk3wIzCq4Be06BCsIL2gv/9OQrMNE60m+p4fiKdl6FO83YK2 9Tk2K8cQK7fgpz8Zn70w22X+Nl/kxA851nr9aGXf9yrStEZcnpJGS1zJEI8d14zVI3PC FOKAxK7VvLn5euu4kWXBaDzCfhsUfpW+tilBm+EN+FwftEqcUO6X1PrxcHTaHG5N5bk3 Vb6PAFgzJrIVd94Fls45AOQKrbCyaQY1EPrOk+HldkHyYn3WTw5uxsWAg4tBd6uPrqqX wfYXn+509Mib8voAvjbXRJlHKTaS6vGn1gQGTJweshocLjN78a1MVC37WdCk6jIr2khl EBOA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:references :in-reply-to:subject:cc:to:from:dkim-signature; bh=ZlccC2VgtZKkvdcQsdEfleuqF4KQO54hAbgkXaUNTPI=; b=YB/ARGnrAf8dwxl6y1qPsLL3t8LpnT+ERPiE32RhnZmiCLxU0MOT36f66nW6ha+0Jo OiCTynuZnyk3ZPHiEs5x57lHbZ+92c83DKZsvnzzrfLs26rmGbMCkdeFUobf1ZUEbrJj qxV6QukRwOtbLqdXuPic+y9OINS86PcKxTSU9CHGtXBBZJX9Vlru4HV8FU35IOPx2nm1 7xDxhNma1aHL92nvJOKeNDsGIpHmOsnDvRqarZ6vFzW0s79nnUDkDLXjMs+shvgB0SGJ q0ASadPdHo9OFi5xzK9fI7/yb8yhy8+zn8vVWZfoe8NYsS3jhn1JiJPuDhT79Om7iZz6 rbqw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=JIFXQax8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n24si10470944ejx.544.2020.07.14.07.12.28; Tue, 14 Jul 2020 07:12:52 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=JIFXQax8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728187AbgGNOMD (ORCPT + 99 others); Tue, 14 Jul 2020 10:12:03 -0400 Received: from us-smtp-delivery-1.mimecast.com ([205.139.110.120]:39920 "EHLO us-smtp-1.mimecast.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1725821AbgGNOMC (ORCPT ); Tue, 14 Jul 2020 10:12:02 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1594735921; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: in-reply-to:in-reply-to:references:references; bh=ZlccC2VgtZKkvdcQsdEfleuqF4KQO54hAbgkXaUNTPI=; b=JIFXQax8r0QKF6V/iwsZoNwXu+UGvinHzanNkfqPX2nt18kXwb4LFDrVtn5t7tAhXKZcro 2te8/NCJn3CyPelW5tEeLUEc4kUO7kO6931TQ9J3LQnpwDMxwZnInCsFYuL083AMcoQxIQ g3dsDOnELnakPeuNagZ/Cs0/tvLDyjY= Received: from mail-wr1-f71.google.com (mail-wr1-f71.google.com [209.85.221.71]) (Using TLS) by relay.mimecast.com with ESMTP id us-mta-208-i-ic_FI7NMerBl8QTUpgrw-1; Tue, 14 Jul 2020 10:11:56 -0400 X-MC-Unique: i-ic_FI7NMerBl8QTUpgrw-1 Received: by mail-wr1-f71.google.com with SMTP id b8so21928463wro.19 for ; Tue, 14 Jul 2020 07:11:55 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:in-reply-to:references:date :message-id:mime-version; bh=ZlccC2VgtZKkvdcQsdEfleuqF4KQO54hAbgkXaUNTPI=; b=NuO3pEvv9DlTKWZ7OzRNRcPHPY93qWjIfEV+bEdJnY4Qk2SKrZsYafsFfHZ73RiNOm KmlM0AUiNw3UgqjkbocOcAkdIIKP8Ah9PRRNItmkbIL82oOy5c4xC6qewlNJseGeTv2Y DtX9PW96ioILwNEll+9YmRFzToI89J33lLVzXLbeWsKmafyMVerasD1XIZ8C4F64uDJ4 5rcTiWv3QKhdpIwFhnU7bO1RC2knLjoccdCQ6pNm/4VJ4IZqPVLtJvHX2rNDfqFtOjI2 gjR74TsYtAbBc2BKC6HDgdDF1/3/S2wSpvC/whkCiyhrtBdwM7NkMyPsPr2BE5YPTjf8 V4SQ== X-Gm-Message-State: AOAM530xX07FJPMAmPypnZ1t1YPgZdZRmKEMGkKc4IlLJWH/PXBH6jUT dtUHtCCnNXdE2fHc8bpkbK0oQ+1oOvj9pyoLvYLFml6Ry8Yt9A3sKm81x1OF8ZYjzovQ1C3zntY jZxsCPgvF2gs0Dw30TDghifse X-Received: by 2002:a5d:4d0b:: with SMTP id z11mr5778510wrt.24.1594735914908; Tue, 14 Jul 2020 07:11:54 -0700 (PDT) X-Received: by 2002:a5d:4d0b:: with SMTP id z11mr5778479wrt.24.1594735914657; Tue, 14 Jul 2020 07:11:54 -0700 (PDT) Received: from vitty.brq.redhat.com (g-server-2.ign.cz. [91.219.240.2]) by smtp.gmail.com with ESMTPSA id b23sm5028357wmd.37.2020.07.14.07.11.51 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 14 Jul 2020 07:11:52 -0700 (PDT) From: Vitaly Kuznetsov To: Sean Christopherson Cc: Wanpeng Li , Jim Mattson , Joerg Roedel , kvm@vger.kernel.org, linux-kernel@vger.kernel.org, Oliver Upton , Peter Shier , Paolo Bonzini Subject: Re: [PATCH] KVM: x86: Don't attempt to load PDPTRs when 64-bit mode is enabled In-Reply-To: <20200714132120.GA14404@linux.intel.com> References: <20200714015732.32426-1-sean.j.christopherson@intel.com> <87wo36s3wb.fsf@vitty.brq.redhat.com> <20200714132120.GA14404@linux.intel.com> Date: Tue, 14 Jul 2020 16:11:50 +0200 Message-ID: <87tuyarxsp.fsf@vitty.brq.redhat.com> MIME-Version: 1.0 Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Sean Christopherson writes: > On Tue, Jul 14, 2020 at 02:00:04PM +0200, Vitaly Kuznetsov wrote: >> Sean Christopherson writes: >> > diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c >> > index 95ef629228691..5f526d94c33f3 100644 >> > --- a/arch/x86/kvm/x86.c >> > +++ b/arch/x86/kvm/x86.c >> > @@ -819,22 +819,22 @@ int kvm_set_cr0(struct kvm_vcpu *vcpu, unsigned long cr0) >> > if ((cr0 & X86_CR0_PG) && !(cr0 & X86_CR0_PE)) >> > return 1; >> > >> > - if (cr0 & X86_CR0_PG) { >> > #ifdef CONFIG_X86_64 >> > - if (!is_paging(vcpu) && (vcpu->arch.efer & EFER_LME)) { >> > - int cs_db, cs_l; >> > + if ((vcpu->arch.efer & EFER_LME) && !is_paging(vcpu) && >> > + (cr0 & X86_CR0_PG)) { >> >> it seems we have more than one occurance of "if (vcpu->arch.efer & >> EFER_LME)" under "#ifdef CONFIG_X86_64" and we alredy have >> >> static inline int is_long_mode(struct kvm_vcpu *vcpu) >> { >> #ifdef CONFIG_X86_64 >> return vcpu->arch.efer & EFER_LMA; >> #else >> return 0; >> #endif >> } >> >> so if we use this instead, the compilers will just throw away the >> non-reachable blocks when !(#ifdef CONFIG_X86_64), right? > > EFER.LME vs. EFER.LMA. The kvm_set_cr0() check is specifically looking at > the case where EFER.LME=1, EFER.LMA=0, and CR0.PG is being toggled on, i.e. > long mode is being enabled. EFER_LMA won't be set until vmx_set_cr0() does > enter_lmode(). Oops, shame on me :-( Would it make sense to introduce something like is_long_mode() (e.g. is_efer_lme()) for LME and #ifdef CONFIG_X86_64? I see the same checks in vmx_set_cr0()/svm_set_cr0())? -- Vitaly