Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp1864989ybh; Tue, 14 Jul 2020 09:14:16 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyXMcS2iHGM/I0072vYX3+FKhRWLGf+CdU+Zf1eheUVTbuZ6wf5b5k44ThKYQYty2N71w8I X-Received: by 2002:a17:906:c096:: with SMTP id f22mr4956354ejz.159.1594743255899; Tue, 14 Jul 2020 09:14:15 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594743255; cv=none; d=google.com; s=arc-20160816; b=x77TU7ZLSc4IrFp2mA2d8AyJG/izo397bCwM9NLKsLzH8hsfeHfl1FftlKyqAc7NyS svRwi3VZLG8eaOWLOXEikrhhr3LRo3kbp64RoH8Tj7nQjdRAZ9DZmUkqOR1YHi0hteyb 77DOOiiJ42TvVKX5EwGrd+kDc3b3U0woHBvzeirKeZRAji7g1fzXvh6uThIKgAsNc0eZ JcDhzKjyaFEFv8K7TKPE8ds6w97lBD6Vei7yHnfvioa3cX6rCrvjZ5OjlBJ0e9Sx4UZw gs+dfC9fouhwdRHZGWJMn3t9Q17amtQZXuRPrfr5PtecnQu25JuiMziuFz10X4F32YzB uBQw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=XF7NLJRS1Kdn9cJyBAkfr7wY09onjfcBU8gXTr8/XcI=; b=JC7b9ErAFJ+Gftkq1/sLkUp6de/V1eWPgqShUbrjjLu5SHRPrPJiEumKvms66zjU/3 Svb7JuMqUoYaR3Zl9ODVJuBxuMeviWqZ7DaDhepMghCPaVOacampXAEvAfj6pEmJtKLc GK/VuCu9Ad3NUvLfCV8MY27lcCBK80tWjSICdA534Gy1NOs4m8NNSjVt3+0jjKYcGjgX zJafr0dY+3Op6uoutYqaSof9F4/vFMgGSNZCPKCG6IxHmHnBF8yPAeW1cz/YyIAjORC8 AVxaL4F4L4piAKRCewg9nmnXDxiw7gQZWJ5eLELC25Faqh04WYVrHKo8oK6vLZU5fRSR vIpg== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id z19si10245854eje.612.2020.07.14.09.13.53; Tue, 14 Jul 2020 09:14:15 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726252AbgGNQNe (ORCPT + 99 others); Tue, 14 Jul 2020 12:13:34 -0400 Received: from mga17.intel.com ([192.55.52.151]:13532 "EHLO mga17.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725876AbgGNQNe (ORCPT ); Tue, 14 Jul 2020 12:13:34 -0400 IronPort-SDR: J4p+ZZZXWRiBv7V7QBj55bjGgh7yuctCSX1tlUNbCuirlYkDEki5wdd7n0Dr3qZkW8jPPh6Jy9 htrsGGSis+ug== X-IronPort-AV: E=McAfee;i="6000,8403,9681"; a="129030322" X-IronPort-AV: E=Sophos;i="5.75,350,1589266800"; d="scan'208";a="129030322" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from fmsmga005.fm.intel.com ([10.253.24.32]) by fmsmga107.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Jul 2020 09:13:34 -0700 IronPort-SDR: M2GV48mxrIa6KXM+r29+j72O98SxWOk9QtJxzxsDNChLb9lKIxrJPrYYiUDlNHnZesvRYHp1UQ /W0RncsHyw/A== X-IronPort-AV: E=Sophos;i="5.75,350,1589266800"; d="scan'208";a="485930490" Received: from yagellee-mobl.ger.corp.intel.com (HELO dalessan-mobl1.ir.intel.com) ([10.252.20.60]) by fmsmga005-auth.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 14 Jul 2020 09:13:28 -0700 From: Daniele Alessandrelli To: linux-arm-kernel@lists.infradead.org, SoC Team , Rob Herring , Arnd Bergmann , Olof Johansson Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jassi Brar , Catalin Marinas , Will Deacon , Daniele Alessandrelli , "Paul J. Murphy" , Dinh Nguyen Subject: [PATCH v3 0/7] Add initial Keem Bay SoC / Board support Date: Tue, 14 Jul 2020 17:12:58 +0100 Message-Id: <20200714161305.836348-1-daniele.alessandrelli@linux.intel.com> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, This patch-set adds initial support for a new Intel Movidius SoC code-named Keem Bay. The SoC couples an ARM Cortex A53 CPU with an Intel Movidius VPU. This initial patch-set enables only the minimal set of components required to make the Keem Bay EVM board boot into initramfs. Changes from v2 to v3: * Split dt-bindings patch into 3 different patches (SoC/board bindings, clock bindings, and power domains bindings). * Added dual license (GPL-2.0-only or BSD-3-Clause) to dt-bindings header files and DTS files. Changes from v1 to v2: * Moved keembay-scmi-mailbox driver to a separate patchset * Removed Keem Bay SCMI mailbox and SCMI node from Keem Bay SoC device tree Regards, Daniele Daniele Alessandrelli (7): arm64: Add config for Keem Bay SoC dt-bindings: arm: Add Keem Bay bindings dt-bindings: clock: Add Keem Bay clock IDs dt-bindings: power: Add Keem Bay power domains MAINTAINERS: Add maintainers for Keem Bay SoC arm64: dts: keembay: Add device tree for Keem Bay SoC arm64: dts: keembay: Add device tree for Keem Bay EVM board .../devicetree/bindings/arm/keembay.yaml | 19 ++ MAINTAINERS | 10 + arch/arm64/Kconfig.platforms | 5 + arch/arm64/boot/dts/intel/Makefile | 1 + arch/arm64/boot/dts/intel/keembay-evm.dts | 39 ++++ arch/arm64/boot/dts/intel/keembay-soc.dtsi | 125 ++++++++++++ include/dt-bindings/clock/keembay-clocks.h | 188 ++++++++++++++++++ include/dt-bindings/power/keembay-power.h | 19 ++ 8 files changed, 406 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/keembay.yaml create mode 100644 arch/arm64/boot/dts/intel/keembay-evm.dts create mode 100644 arch/arm64/boot/dts/intel/keembay-soc.dtsi create mode 100644 include/dt-bindings/clock/keembay-clocks.h create mode 100644 include/dt-bindings/power/keembay-power.h -- 2.26.2