Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp155805ybh;
        Tue, 14 Jul 2020 21:22:15 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJwSFDmY1xQIexB7Lsdkfqie+SrrhbUzyX3MVGpOxhEiackZjvMiyLkuxsm12TijiU0pHKp1
X-Received: by 2002:a50:fc88:: with SMTP id f8mr7809953edq.314.1594786935145;
        Tue, 14 Jul 2020 21:22:15 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1594786935; cv=none;
        d=google.com; s=arc-20160816;
        b=sXhed8TtYxN/YqAeAh2blt+YlD7jMbrkOaSc52MRGuEtC/D7qWvCzIilVu7JIjhIjp
         yeSRLzNZ/X+hNUA0tokDSd/2epFZIQFpBRlLHG2R5IMsIUHYgKDtG2Mmm4/vPuleFuS3
         OvJ1uT2RUay/yOAZnURm4jogkZFK37IiV2zPHB2TE9v8vjNxHQQy8tUh71TODf/Dx6q6
         GuVzWDxAeqZXlEhOAsfSKQLMHaNkpJ15cDQ4YFA8b333AjpdpFcECdj8WPprgTPdMGnB
         S5nfMdLAazFu9dL0gaFxltsg0UszWdmPvDW5I6aXhMW/xhqFvZo0O+Mrp72PcCYwNtp/
         xFaw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=QUTBJM/do+styBTvglomQ9FFF52c6OXaDHHcUb70me0=;
        b=d2KigMNRyl4hB5kf6venaDOjh2HOYhT0PE9LHtiRmMBA6wqsFEvvT6gxvR8uNPk94Q
         4pDh6TywFLaSnO0HFTuPCcEPCYXwP0T4DcQMLKYirwqqB/dBiJUTK7E+Q9uD2BL9pHWB
         IvBAhexXPYv5StV2ADwoqFRfgkWzWSbwOcMjhVpv0IRY9K9Oz74Me75a6M4Ia4PrMVcx
         7hehc+j1uHUHGuOtqvsgxVkV4WxWm4Gufh+gMvSr0+D7LTSoTM9GvHE0OIl5V0Q6S0Gd
         BtsU7+Xp3RmErfaIxUsJ+eTkejHeghqBmlxVXuaXp2kmEev11t2oQtN/G3S6O1EczOJG
         Gyyw==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=jco9eVUx;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id t19si499788eju.562.2020.07.14.21.21.52;
        Tue, 14 Jul 2020 21:22:15 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=jco9eVUx;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728408AbgGOETh (ORCPT <rfc822;1990.zhangzhen@gmail.com>
        + 99 others); Wed, 15 Jul 2020 00:19:37 -0400
Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:9588 "EHLO
        hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728300AbgGOETe (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Wed, 15 Jul 2020 00:19:34 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5f0e83640000>; Tue, 14 Jul 2020 21:17:40 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Tue, 14 Jul 2020 21:19:33 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Tue, 14 Jul 2020 21:19:33 -0700
Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 15 Jul
 2020 04:19:33 +0000
Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Wed, 15 Jul 2020 04:19:33 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.160.169]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5f0e83d30005>; Tue, 14 Jul 2020 21:19:32 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>,
        <sakari.ailus@iki.fi>, <robh+dt@kernel.org>,
        <helen.koike@collabora.com>
CC:     <digetx@gmail.com>, <sboyd@kernel.org>,
        <gregkh@linuxfoundation.org>, <linux-media@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-i2c@vger.kernel.org>
Subject: [RFC PATCH v3 10/18] media: tegra-video: Update format lookup to offset based
Date:   Tue, 14 Jul 2020 21:20:47 -0700
Message-ID: <1594786855-26506-11-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1594786855-26506-1-git-send-email-skomatineni@nvidia.com>
References: <1594786855-26506-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1594786660; bh=QUTBJM/do+styBTvglomQ9FFF52c6OXaDHHcUb70me0=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=jco9eVUxuzlotdb29bM+ynD7qYCbFMF/Sedmk1taccVKAClYMiyWtbLKpxqebtRp8
         XOLBgbGpCK3Q7kdxD/GTSQa9GrtzmHcEsdfCsxm9LCV5d3CrSqo87Pzo+5Z2EFevL2
         XfDBCpQtWLXSR1HT773DlmN+8XMrw88zg7CWl3UTFRlvNAvOD2Ti1Vpm27wjrC120d
         JEekli3WdFVdWRdtySCLphN0/IbuYVY+PPEHv+Up5TVL4SM908+tBEU2sUmCsQO/4O
         o1mjO2qTYpjqprgPdqx9hKKXD2WL+Vbr6tWbknCE9jd1tpdTfgBBlhgKyiJ6/We+y9
         h+v0m/CBt71Tg==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra VI supported video formats are more for non TPG and there
can be multiple pixel formats for the same media bus format.

This patch updates the helper function for format lookup based on
mbus code from pre-defined Tegra supported format list to look from
the specified list index offset.

Offset based look up is used with sensor device graph (non TPG)
where format enumeration can list all supported formats for the
specific sensor mbus codes.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 drivers/staging/media/tegra-video/vi.c | 10 ++++++----
 1 file changed, 6 insertions(+), 4 deletions(-)

diff --git a/drivers/staging/media/tegra-video/vi.c b/drivers/staging/media/tegra-video/vi.c
index 4ad3da5..93edade 100644
--- a/drivers/staging/media/tegra-video/vi.c
+++ b/drivers/staging/media/tegra-video/vi.c
@@ -53,11 +53,12 @@ to_tegra_channel_buffer(struct vb2_v4l2_buffer *vb)
 }
 
 static int tegra_get_format_idx_by_code(struct tegra_vi *vi,
-					unsigned int code)
+					unsigned int code,
+					unsigned int offset)
 {
 	unsigned int i;
 
-	for (i = 0; i < vi->soc->nformats; ++i) {
+	for (i = offset; i < vi->soc->nformats; ++i) {
 		if (vi->soc->video_formats[i].code == code)
 			return i;
 	}
@@ -598,11 +599,12 @@ static void vi_tpg_fmts_bitmap_init(struct tegra_vi_channel *chan)
 	bitmap_zero(chan->tpg_fmts_bitmap, MAX_FORMAT_NUM);
 
 	index = tegra_get_format_idx_by_code(chan->vi,
-					     MEDIA_BUS_FMT_SRGGB10_1X10);
+					     MEDIA_BUS_FMT_SRGGB10_1X10, 0);
 	bitmap_set(chan->tpg_fmts_bitmap, index, 1);
 
 	index = tegra_get_format_idx_by_code(chan->vi,
-					     MEDIA_BUS_FMT_RGB888_1X32_PADHI);
+					     MEDIA_BUS_FMT_RGB888_1X32_PADHI,
+					     0);
 	bitmap_set(chan->tpg_fmts_bitmap, index, 1);
 }
 
-- 
2.7.4