Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: zOywFCWvoQRshbermBlnqhNOs+dUTqQaDvN99+ZvH7BvlA7rSYZuOZAQvGULtniiRekDxVlX/s
 mBEEx64FkU7qNcRQyQ6ghJ6IgJHeIQVT4sWNhI326J15OMU9IvFTleH98bT6WtHW0agrOrl6Aj
 LhzQZbT/ECbftNOdsnGP5oXLwG/w6jkpfx/41VVW20OBCRNoRbwyCM9ddwsMhJoUyOWvWhO/eh
 Hh2QxwnYlLmc+mwTupHnTmxM+zuQgOv2H43766Xp0+AP+iaEV3bGvc0x9gp2Ghyx4W4Gde2nnQ
 nOA=
From:   Anup Patel <anup.patel@wdc.com>
To:     Palmer Dabbelt <palmer@dabbelt.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Albert Ou <aou@eecs.berkeley.edu>,
        Rob Herring <robh+dt@kernel.org>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Thomas Gleixner <tglx@linutronix.de>
Cc:     Damien Le Moal <damien.lemoal@wdc.com>,
        Atish Patra <atish.patra@wdc.com>,
        Alistair Francis <Alistair.Francis@wdc.com>,
        Anup Patel <anup@brainfault.org>,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, Anup Patel <anup.patel@wdc.com>,
        Palmer Dabbelt <palmerdabbelt@google.com>
Subject: [PATCH v3 4/4] dt-bindings: timer: Add CLINT bindings
Date:   Wed, 15 Jul 2020 12:45:05 +0530
Message-Id: <20200715071506.10994-5-anup.patel@wdc.com>
In-Reply-To: <20200715071506.10994-1-anup.patel@wdc.com>
References: <20200715071506.10994-1-anup.patel@wdc.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from wdc.com (103.15.57.135) by PN1PR0101CA0047.INDPRD01.PROD.OUTLOOK.COM (2603:1096:c00:c::33) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3195.18 via Frontend Transport; Wed, 15 Jul 2020 07:15:51 +0000
X-Mailer: git-send-email 2.25.1
X-Originating-IP: [103.15.57.135]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: 28026172-b822-4b50-19bb-08d8288eeaf2
X-MS-TrafficTypeDiagnostic: DM6PR04MB4329:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM6PR04MB43298AD4B02BC5C83E5E55218D7E0@DM6PR04MB4329.namprd04.prod.outlook.com>
WDCIPOUTBOUND: EOP-TRUE
X-MS-Oob-TLC-OOBClassifiers: OLM:5797;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: WsHKCFJu258MC/AaoAoupG2M+aegthAcEHKn8ToAJ+LgLq5MQkouWkIaIg3sjzmHNs9vBgZo+ej21b8G80H3nakRTSOU71+mlEy4cQz0lwHIpysW67Ga9NzgPETzsSyBUGAXiq9s5SAFWPG70NbB5lxjumHQcA2k3hCmYO5vqFfE5v2wP+22aoRhDWSQBXc3KTqV7ABvzaPLIYkySRy4b3E5yP+gKnWvYKkaYe8V9GEm3nMUH2QVGGYoiAcD4FlzWe4eRHF2T7rBUbKUT9545as8SvHY7VgYyT7OvJ0k8hFFaPDth/Rx9iCzmpUUiIC78sBHJ3a8fKuSjvpWZ04PrraqaDZJOoliZgLkUaLCK1EhFaGoIOijmOVQ8rbioKhgiNGoDGovjTptEC6JXZk/7Q==
X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM6PR04MB6201.namprd04.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(4636009)(346002)(366004)(396003)(39860400002)(376002)(136003)(8936002)(16526019)(8886007)(186003)(44832011)(36756003)(7696005)(478600001)(26005)(66476007)(7416002)(66556008)(66946007)(54906003)(110136005)(52116002)(966005)(2616005)(316002)(956004)(6666004)(2906002)(86362001)(55016002)(1076003)(8676002)(83380400001)(4326008)(5660300002);DIR:OUT;SFP:1102;
X-MS-Exchange-AntiSpam-MessageData: bjmXX+mT0UdynPpPXP+2O4kocSeYkelM1klNDTjTAPutqgDNeLUHCHcuhU4VCoil7CUlFccxhItVVU0ewvo6QDrrUGiQohEpZjrAjPANSfyPx8Z8W/Wra3rkG6xNqRpGFBDzdCmHGbTxpKVKN4nIkhVU9eIdd/FKfxEQl5PQ6lDr7eQiO3LPg95/+/qm7Q+9PYRnbqD4u4AiDskrw6EVRoU4BBPR0FQfVLupyGS+tb2rm6FOzIVrV7jWAK2R7P9IonXyjEGDcZpVGSfVgZg8Q5ZfqYJiLLnJK9b44/ptMUnYuRBlW+BOQoTADwf9qNzpSkcT9axRulp+zClygahE4yvSFwUm6anYaK8X5K/3Uk297G0wodCfdw5bRSQj0Gm1j3Cmbt71xZEN3kr6hop2qkM0ukmYzJZZnMDFZ7W7m55eeZgcy+WrXPXuNLPXR9uUDwWeIp9Q5btVz9vY5DZnHIgIbrs7Ntnx4jqQW3YgYlM=
X-OriginatorOrg: wdc.com
X-MS-Exchange-CrossTenant-Network-Message-Id: 28026172-b822-4b50-19bb-08d8288eeaf2
X-MS-Exchange-CrossTenant-AuthSource: DM6PR04MB6201.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 15 Jul 2020 07:15:56.7755
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: g7zY8gNgB5dwCKhjpIW9g8jHlEk/sm3jB4WtuvusxBKPHhxP7+lJelsweZksuZgPpwCF45ijJHkdYZpdjGMVUw==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR04MB4329
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

We add DT bindings documentation for CLINT device.

Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
---
 .../bindings/timer/sifive,clint.yaml          | 58 +++++++++++++++++++
 1 file changed, 58 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/timer/sifive,clint.yaml

diff --git a/Documentation/devicetree/bindings/timer/sifive,clint.yaml b/Documentation/devicetree/bindings/timer/sifive,clint.yaml
new file mode 100644
index 000000000000..f5579a759ef5
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/sifive,clint.yaml
@@ -0,0 +1,58 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/timer/sifive,clint.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: SiFive Core Local Interruptor
+
+maintainers:
+  - Palmer Dabbelt <palmer@dabbelt.com>
+  - Anup Patel <anup.patel@wdc.com>
+
+description:
+  SiFive (and other RISC-V) SOCs include an implementation of the SiFive
+  Core Local Interruptor (CLINT) for M-mode timer and M-mode inter-processor
+  interrupts. It directly connects to the timer and inter-processor interrupt
+  lines of various HARTs (or CPUs) so RISC-V per-HART (or per-CPU) local
+  interrupt controller is the parent interrupt controller for CLINT device.
+  The clock frequency of CLINT is specified via "timebase-frequency" DT
+  property of "/cpus" DT node. The "timebase-frequency" DT property is
+  described in Documentation/devicetree/bindings/riscv/cpus.yaml
+
+properties:
+  compatible:
+    items:
+      - const: sifive,fu540-c000-clint
+      - const: sifive,clint0
+
+    description:
+      Should be "sifive,<chip>-clint" and "sifive,clint<version>".
+      Supported compatible strings are -
+      "sifive,fu540-c000-clint" for the SiFive CLINT v0 as integrated
+      onto the SiFive FU540 chip, and "sifive,clint0" for the SiFive
+      CLINT v0 IP block with no chip integration tweaks.
+      Please refer to sifive-blocks-ip-versioning.txt for details
+
+  reg:
+    maxItems: 1
+
+  interrupts-extended:
+    minItems: 1
+
+required:
+  - compatible
+  - reg
+  - interrupts-extended
+
+examples:
+  - |
+    clint@2000000 {
+      compatible = "sifive,clint0", "sifive,fu540-c000-clint";
+      interrupts-extended = <&cpu1-intc 3 &cpu1-intc 7
+                             &cpu2-intc 3 &cpu2-intc 7
+                             &cpu3-intc 3 &cpu3-intc 7
+                             &cpu4-intc 3 &cpu4-intc 7>;
+       reg = <0x2000000 0x4000000>;
+    };
+...
-- 
2.25.1