Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp454334ybh; Wed, 15 Jul 2020 06:32:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwOifoPKbeMzQle+J12h/4i/cTrOgl6SjL8NjV9jjNhYUdT8Gs8eqYgA8YGzxwnGqKBPpBo X-Received: by 2002:aa7:da46:: with SMTP id w6mr9969712eds.261.1594819933888; Wed, 15 Jul 2020 06:32:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594819933; cv=none; d=google.com; s=arc-20160816; b=txIxE7ejChv4Z/qnL73xfiYEMufUayZ2hIZN7M/IEOIJvxS9kpTuHLS+cPTeSy/Z61 FOWnFfGYnpgrXD3E43LCdV1GiwY1s/7VYY6kltMQj52Au9O1GSaOqAHeFkkxAm7aQ8Aj fHccGnJ9KzK+2gr9MDCsk6sDVZ7dczQ/3MS0igk8vMQgHsjUabJ49S6E4Y//UVkzGQ1G gNKg2xigDgQ1Bwr5KfwRZrbxUo5vE7vRo82gJf4fuGdZxHd1z79uM388nMi81hWLghH8 ftHigXbQDl4PeT18/IteA+W3ZltQocooIwkO01X+5+feYsXqEpsKzVVBQPud8mxsdJ8P +3fA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:message-id :date:subject:cc:to:from; bh=WTUIqvfTFFpJnkH2n1zUFiz0tjU+/4uyluowU1GJEtQ=; b=dHhNhgTTCQvlbVoPROKse18EdwrBjsY8DLqQL4Z+cOafS1yLB7Uhsa9qFdH+f/XULy f0MF1IsgLvpvJL1dxmSwff7clCsIoQtqWi2qYVFto4D66XLqLA2KT8MZsMLwEEzUpE6c DKjtsJjiD2E3mUnDcNWDbKoM1TNWuz22CKhcJ1sO/219pmLvFnS+d3SGSvjiJ8ki9oqM lJcnMoY7C/T+HkMo0H/yaeKHyki7WOAqR125C9GmqXO8aCDDG+/+yABTIePpR05rlntO FaVItmybsjVCBBYto2iVWlWmDeZl08T8ul2DyUeNN90fM/8bagBS2bye7YYEde0408IE 6fbg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=RpSImJzM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id cw13si1353003edb.135.2020.07.15.06.31.48; Wed, 15 Jul 2020 06:32:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=RpSImJzM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1731858AbgGONbi (ORCPT + 99 others); Wed, 15 Jul 2020 09:31:38 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:19993 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730872AbgGONbi (ORCPT ); Wed, 15 Jul 2020 09:31:38 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 15 Jul 2020 06:31:24 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Wed, 15 Jul 2020 06:31:37 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Wed, 15 Jul 2020 06:31:37 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 15 Jul 2020 13:31:32 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Wed, 15 Jul 2020 13:31:32 +0000 Received: from sumitg-l4t.nvidia.com (Not Verified[10.24.37.103]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 15 Jul 2020 06:31:31 -0700 From: Sumit Gupta To: , , , , , , , , , , , , , CC: , , Subject: [TEGRA194_CPUFREQ PATCH v6 0/3] Add cpufreq driver for Tegra194 Date: Wed, 15 Jul 2020 19:01:22 +0530 Message-ID: <1594819885-31016-1-git-send-email-sumitg@nvidia.com> X-Mailer: git-send-email 2.7.4 X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1594819885; bh=WTUIqvfTFFpJnkH2n1zUFiz0tjU+/4uyluowU1GJEtQ=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: X-NVConfidentiality:MIME-Version:Content-Type; b=RpSImJzMyW2BDMCE4bSK5VZwzXCjM7mkstKHXBIdWsB26Yeji/Pqf6sCb4oGYzjS+ VeXbiGdfbaSocZPTkAG1AB4Ody5yYEeY7CyXCSRlF4+hseb2hzxLy/A6z79VH0mlsi hKTJBiAmCdCuGrsUtkZngqhDcuUR85azvtZ6h59MQe94kQzUP0phO4D8Ff2VT5clqG wpv5iuvuTiU5sNMUEI+E4ugL0k6f1SJFC2xtvuv6tItdjtPigoojMZnfhgaLkxU3rq inej/VKTMCKMiOa/lryWAZlawZcqsdeSJ51lyZ6DX0/Ukq0i5vM/Lq8iVUxYCduTnx xbYvnN+i19/cA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Viresh & Rob, Have made the changes as per feedback. Please review/ack and consider this patch set for merging in 5.9. Thank you, Sumit --- The patch series adds cpufreq driver for Tegra194 SOC. v5[5] -> v6 - Add new schema file for 'nvidia,tegra194-ccplex'[Rob]. - Minor changes suggested in cpufreq driver[Viresh]. v4[4] -> v5 - Don't call destroy_workqueue() if alloc_workqueue() fails[Viresh] - Move CONFIG_ARM_TEGRA194_CPUFREQ enabling to soc/tegra/Kconfig[Viresh] - Add dependency of 'nvidia,bpmp' on 'compatible' in yaml file[Michal] - Fix typo in description causing dt_binding_check bot failure[Rob] v3[3] -> v4 - Open code LOOP_FOR_EACH_CPU_OF_CLUSTER macro[Viresh] - Delete unused funciton map_freq_to_ndiv[Viresh, kernel test bot] - Remove flush_workqueue from free_resources[Viresh] v2[2] -> v3 - Set same policy for all cpus in a cluster[Viresh]. - Add compatible string for CPU Complex under cpus node[Thierry]. - Add reference to bpmp node under cpus node[Thierry]. - Bind cpufreq driver to CPU Complex compatible string[Thierry]. - Remove patch to get bpmp data as now using cpus node to get that[Thierry]. v1[1] -> v2: - Remove cpufreq_lock mutex from tegra194_cpufreq_set_target [Viresh]. - Remove CPUFREQ_ASYNC_NOTIFICATION flag [Viresh]. - Remove redundant _begin|end() call from tegra194_cpufreq_set_target. - Rename opp_table to freq_table [Viresh]. Sumit Gupta (3): dt-bindings: arm: Add NVIDIA Tegra194 CPU Complex binding arm64: tegra: Add t194 ccplex compatible and bpmp property cpufreq: Add Tegra194 cpufreq driver .../bindings/arm/nvidia,tegra194-ccplex.yaml | 69 ++++ arch/arm64/boot/dts/nvidia/tegra194.dtsi | 2 + drivers/cpufreq/Kconfig.arm | 7 + drivers/cpufreq/Makefile | 1 + drivers/cpufreq/tegra194-cpufreq.c | 397 +++++++++++++++++++++ 5 files changed, 476 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/nvidia,tegra194-ccplex.yaml create mode 100644 drivers/cpufreq/tegra194-cpufreq.c [1] https://marc.info/?t=157539452300001&r=1&w=2 [2] https://marc.info/?l=linux-tegra&m=158602857106213&w=2 [3] https://marc.info/?l=linux-pm&m=159283376010084&w=2 [4] https://marc.info/?l=linux-tegra&m=159318640622917&w=2 [5] https://marc.info/?l=linux-tegra&m=159465409805593&w=2 -- 2.7.4