Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp1378833ybh; Thu, 16 Jul 2020 10:24:55 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyDam9Dwi5thCBFI1ThIy1UzmLuOsZme6Dw0sgGkHdbbSy67lMk32rTRX09W+ycK1adgF5j X-Received: by 2002:a17:906:70cf:: with SMTP id g15mr4435951ejk.531.1594920295731; Thu, 16 Jul 2020 10:24:55 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594920295; cv=none; d=google.com; s=arc-20160816; b=dbYcjmJN50nLSwwvKYJk/dDeqTFaY51Ie5nzNx58ZcmrNXh+QaxWuvFkJVnBWDMn55 LGS+YMRRSySeE4nJYcESGIuLXd8/oMQ+xc2rr1fe/NWWEoH1LyKyHLKgTOyWkvk21TXE ZUzWrE8JTiDbDfeIP8P5IEiX8ApjbNhY+44YMO/sdYoYkrr7y+txorl5Yk6FKpso76vD m6er51c9G6iEvi2c0j2s5UFUIF7IehJkG5FIH3JzUMmwMtcOgGMTP26mLNQAEIxZ3Z9A LyFipFpgOHPbWqZyWnaMadyuL2unMjz7FxKv6eGdWlGLc52IW41Y0o5wPFAHRBLplBTr 00wA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=PJplWTbP//JWBP6LiwpcydCLM3kpmqRCafKXQ2sO8HM=; b=oDIkoTiVsUe5o+0WcFApRwrk52LGcEXOP/18bJKTLCWDU1RI+9OV/lyJsAftbNCRnm T4XRfiESvwGWr5cXhUa+t2Jl5GTd4O9e8msyCCxWqy9LHwSstu6g9VkFwJT1js6JQMSC mrFAiviOPNr+UE5JYepBo/NrwfgMEmXL56WRfalmfafUhfk7pAOf+srpbur0tfSqDcFp m6OgrGS+EIVVTIjtp3q9odU6ZDzqXFUKP0poGk8Zh2RT1q/Xbn0rxHfjj6UHboQw3r41 azaqMJ9/DcPvw/Lb4T5pVmPjwOmb72PSWB/BD95vP0R0rHUdGc3DdXNmOrkZOPhumquH P7aA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=gFZyKus1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id cx25si3423893edb.75.2020.07.16.10.24.32; Thu, 16 Jul 2020 10:24:55 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=gFZyKus1; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729076AbgGPRVW (ORCPT + 99 others); Thu, 16 Jul 2020 13:21:22 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:45760 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729443AbgGPRTH (ORCPT ); Thu, 16 Jul 2020 13:19:07 -0400 Received: from mail-pg1-x543.google.com (mail-pg1-x543.google.com [IPv6:2607:f8b0:4864:20::543]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 46D8DC08C5C0 for ; Thu, 16 Jul 2020 10:19:07 -0700 (PDT) Received: by mail-pg1-x543.google.com with SMTP id p3so5179542pgh.3 for ; Thu, 16 Jul 2020 10:19:07 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=PJplWTbP//JWBP6LiwpcydCLM3kpmqRCafKXQ2sO8HM=; b=gFZyKus1CsQMXkTyfQNTl5O+0k7AWFHlIkYaZ/5TREymgAeyqVUDm/gqS0BV7rcrsu 82GmpCSlv26mJYkIfMbStCv9Qy8zBrSoJXare02pYn4LqPE5JgZo1T7UNIT+y5MJDzkg 61blOixw6uZPHNnqnZo0H1+brKdZsu0on9SNMnH42bxqRCxrCX/yAR8sXJJaheYfKIBL mPKSk7Ve24sR4PhSPnJEgbd1z4rD0N4+dAMVEGsd25bCGZwVb5wm2SCKJH8MPXuO4LcS 7Y8N+rkP9A5ldAquSCD8DeT+G+eh7bmxGOX6VuRMyNnK+XEyu6RgnPXjjyNj+0f8Pmjo ahSA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=PJplWTbP//JWBP6LiwpcydCLM3kpmqRCafKXQ2sO8HM=; b=KKPK16wGHLzmPjWl0slFreNY+A3kdow6vHeYuJ4YvRhqd2hSIBxY7AMYhu7T4+etNa PiM3nocGCJ7HS3nCWNMK0CnMx+XF6b2bltwCFsfUC7ve8D7CxwJ9T1clufctXyjkEcb8 4Zw/+kxCvts4Lk3PU6oYSMQXOji2S7ux9/YtsvnWp8Duzo8lZejyhJTk5YXi9Ud/nkbV 8d5xfocmNeJAE7b4tKICJyV2640xpcN4zlpy8Ieo6EGqLn7ij9W4CY958+P3lraYvyWx 6ijfkJpsnbRlU3Ei/+NPuNbCELLA+x9Z4PCRC0LhLjHqBSpHz9+2ABKG4EMwi/t77v41 fyGg== X-Gm-Message-State: AOAM531wYA4GqD+YKfdIBbCxoIQVDlCxsVUey/uDwCADsrrXA35aWsZH lEivfVomt+XjHCCO/8mclRPzPA== X-Received: by 2002:a63:1a44:: with SMTP id a4mr5211817pgm.281.1594919946664; Thu, 16 Jul 2020 10:19:06 -0700 (PDT) Received: from xps15 (S0106002369de4dac.cg.shawcable.net. [68.147.8.254]) by smtp.gmail.com with ESMTPSA id h7sm5551458pfq.15.2020.07.16.10.19.05 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 16 Jul 2020 10:19:05 -0700 (PDT) Date: Thu, 16 Jul 2020 11:19:03 -0600 From: Mathieu Poirier To: Rob Herring Cc: Suman Anna , Bjorn Andersson , Lokesh Vutla , linux-remoteproc@vger.kernel.org, devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, stefanos@xilinx.com, BLEVINSK@xilinx.com Subject: Re: [PATCH v2 1/4] dt-bindings: remoteproc: Add bindings for R5F subsystem on TI K3 SoCs Message-ID: <20200716171903.GA3286345@xps15> References: <20200630024922.32491-1-s-anna@ti.com> <20200630024922.32491-2-s-anna@ti.com> <20200714171553.GA2522956@bogus> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200714171553.GA2522956@bogus> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Rob, On Tue, Jul 14, 2020 at 11:15:53AM -0600, Rob Herring wrote: > On Mon, Jun 29, 2020 at 09:49:19PM -0500, Suman Anna wrote: > > The Texas Instruments K3 family of SoCs have one or more dual-core > > Arm Cortex R5F processor subsystems/clusters (R5FSS). The clusters > > can be split between multiple voltage domains as well. Add the device > > tree bindings document for these R5F subsystem devices. These R5F > > processors do not have an MMU, and so require fixed memory carveout > > regions matching the firmware image addresses. The nodes require more > > than one memory region, with the first memory region used for DMA > > allocations at runtime. The remaining memory regions are reserved > > and are used for the loading and running of the R5F remote processors. > > The R5F processors can also optionally use any internal on-chip SRAM > > memories either for executing code or using it as fast-access data. > > > > The added example illustrates the DT nodes for the single R5FSS device > > present on K3 AM65x family of SoCs. > > > > Signed-off-by: Suman Anna > > --- > > v2: > > - Renamed "lockstep-mode" property to "ti,cluster-mode" > > I don't think that's a move in the right direction given this is at > least partially a standard feature. > > As I said before, I'm very hesistant to accept anything here given I > know the desires and activity to define 'system Devicetrees' of which > TI is participating. While maybe an rproc node is sufficient for a > DSP, it seems multiple vendors have R cores and want to define them in > system DT. > > Though the system DT effort has not yet given any thought to what is the > view of one processor or instance to another instance (which is what > this binding is). We'll still need something defined for that, but I'd > expect that to be dependent on what is defined for system DT. Efforts related to the definition of the system DT are under way, something I expect to keep going on for some time to come. I agree with the need to use the system DT to define remote processors and I look forward to the time we can do so. That being said we need to find a concensus on how to move forward with patches that are ready to be merged. What is your opinion on that? Thanks, Mathieu > > Rob