Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp1825389ybh; Fri, 17 Jul 2020 02:07:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyVeuMFnrVb9GZ75PL7kNNj5BZJKov1IuJQabzP3bHHiPug0VuJLHIXcM86CQBO5Q3Xcx/v X-Received: by 2002:aa7:d457:: with SMTP id q23mr7950618edr.376.1594976834509; Fri, 17 Jul 2020 02:07:14 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1594976834; cv=none; d=google.com; s=arc-20160816; b=Jj3sxymypBAD6v+gownhBgBDefqg/YQYluGYLet+vkw4GP1AIQs7XyEnMRp9Bq5s+U 2rdc68KFAUIqU0ZjMQTCKbwF5iqS+Sg72zXrhOdP5JLXZpj8lgGL9bbCSrTJsuHa6qGz LjGRzocnyOwlLs7X2NBs49suwSLHaJ1mR4q5Ly6E6tj5jaSBMCQ/jkWRDJOUU6qFI29W XSdWHlzkoK7zoFmB2fEmdH5U437XfqkK/1ACuztK6LFGmS+nHkXLj3A7dmf+RvTacXpp N9LjXVApRfvRAzb2Wpbe3qJqyQKgsegFqZT+FcApifjqQoKXdLg+1db6TnHwoGvLtk89 jytg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:ironport-sdr:ironport-sdr; bh=DHNGWU2VjZqJr8gjg80P8u4VJIU8TkFjWRg5p03gAJQ=; b=FjK7yFzD7B62z99V+33/TXsVcHHNWDThztcpLycy/rzg6EA/BnGs3DSTD8psSNzRAv ICkch48pbqE9KBcd4du6KsIUsV0RRv07bqUzqRvSwaF3X8QYtpN7CMbwIgNDZsyyKPwM oAUqHE0hRHrxMDs6OZFQHGrejArT01lNtflkoY0TXzjNa8tBPDAyBoCey0bh73lag/SI VWZHxXVRLvQVnCBEkbQU2BLegphQQo0KnnGpAJUiT3mZX6VF7VIwHHuDADNLkUmELE3A ImY7+rVkbbn3Wnxjj99Mi3VisLKSTcv1tgpUOZnQXrpV/Fcj93Ya7cQS+y0gcV8MCSpX /dZA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y18si4528342edw.583.2020.07.17.02.06.51; Fri, 17 Jul 2020 02:07:14 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=NONE dis=NONE) header.from=intel.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726070AbgGQJEh (ORCPT + 99 others); Fri, 17 Jul 2020 05:04:37 -0400 Received: from mga14.intel.com ([192.55.52.115]:64962 "EHLO mga14.intel.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725970AbgGQJEg (ORCPT ); Fri, 17 Jul 2020 05:04:36 -0400 IronPort-SDR: ReBdF2kDlJAalE31dpui2BQ7h3F9dIyoi0WpAFFWB2XkGk7Wd9nNZc6VqQKrJc37AI+jHDboxY PlQXi+bh9k8w== X-IronPort-AV: E=McAfee;i="6000,8403,9684"; a="148719402" X-IronPort-AV: E=Sophos;i="5.75,362,1589266800"; d="scan'208";a="148719402" X-Amp-Result: SKIPPED(no attachment in message) X-Amp-File-Uploaded: False Received: from orsmga005.jf.intel.com ([10.7.209.41]) by fmsmga103.fm.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 17 Jul 2020 02:04:35 -0700 IronPort-SDR: F67Fa1TCehgIy0lp62zZmEZbdUhBWjDbI/UoAnbdVJ0a2AhLunr2MrXhD3sjlgdPwg6xzZgGhJ fw5nBjSg9pwQ== X-IronPort-AV: E=Sophos;i="5.75,362,1589266800"; d="scan'208";a="460785963" Received: from enaessen-mobl1.ger.corp.intel.com (HELO dalessan-mobl1.ir.intel.com) ([10.251.86.9]) by orsmga005-auth.jf.intel.com with ESMTP/TLS/ECDHE-RSA-AES256-GCM-SHA384; 17 Jul 2020 02:04:31 -0700 From: Daniele Alessandrelli To: linux-arm-kernel@lists.infradead.org, SoC Team , Rob Herring , Arnd Bergmann , Olof Johansson Cc: devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Jassi Brar , Catalin Marinas , Will Deacon , Daniele Alessandrelli , "Paul J. Murphy" , "Paul J. Murphy" , Dinh Nguyen Subject: [PATCH v4 0/5] Add initial Keem Bay SoC / Board support Date: Fri, 17 Jul 2020 10:04:09 +0100 Message-Id: <20200717090414.313530-1-daniele.alessandrelli@linux.intel.com> X-Mailer: git-send-email 2.26.2 MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, This patch-set adds initial support for a new Intel Movidius SoC code-named Keem Bay. The SoC couples an ARM Cortex A53 CPU with an Intel Movidius VPU. This initial patch-set enables only the minimal set of components required to make the Keem Bay EVM board boot into initramfs. Changes from v3 to v4: * Renamed SoC dt-bindings file to intel,keembay.yaml * Dropped clock and power domain dt-binding header files (because currently unused) Changes from v2 to v3: * Split dt-bindings patch into 3 different patches (SoC/board bindings, clock bindings, and power domains bindings). * Added dual license (GPL-2.0-only or BSD-3-Clause) to dt-bindings header files and DTS files. Changes from v1 to v2: * Moved keembay-scmi-mailbox driver to a separate patchset * Removed Keem Bay SCMI mailbox and SCMI node from Keem Bay SoC device tree Regards, Daniele Daniele Alessandrelli (5): arm64: Add config for Keem Bay SoC dt-bindings: arm: Add Keem Bay bindings MAINTAINERS: Add maintainers for Keem Bay SoC arm64: dts: keembay: Add device tree for Keem Bay SoC arm64: dts: keembay: Add device tree for Keem Bay EVM board .../bindings/arm/intel,keembay.yaml | 19 +++ MAINTAINERS | 8 ++ arch/arm64/Kconfig.platforms | 5 + arch/arm64/boot/dts/intel/Makefile | 1 + arch/arm64/boot/dts/intel/keembay-evm.dts | 37 ++++++ arch/arm64/boot/dts/intel/keembay-soc.dtsi | 123 ++++++++++++++++++ 6 files changed, 193 insertions(+) create mode 100644 Documentation/devicetree/bindings/arm/intel,keembay.yaml create mode 100644 arch/arm64/boot/dts/intel/keembay-evm.dts create mode 100644 arch/arm64/boot/dts/intel/keembay-soc.dtsi -- 2.26.2