Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp2109557ybh; Fri, 17 Jul 2020 09:30:23 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw/PEde6G04Uao+NpvKuSYfhHoGeGHA7/H3IR0A+fE0bzUmu8Ckw/ahlmgR9+4hrv+IOv4W X-Received: by 2002:a17:906:1751:: with SMTP id d17mr9133124eje.140.1595003423098; Fri, 17 Jul 2020 09:30:23 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595003423; cv=none; d=google.com; s=arc-20160816; b=qjloamjNECnxs2uKj05LN2vAKHZpdj/DpQku5YvZ+AvmncHQIYsZMHDlmYD+R5M4VD Iq9hn9FdvhqC1olsq4EIUE7m0c2FOfxXqyTwPDWXT39DGmon5u7XFA+79rk5TqnjqZNU gEON3VDUebiT0cm3qicUepVOi7Izs9c11F19EMnbnB0VtiJB8eiRfDWEqJN+OF/W3DMh xtcOk3WdoQWuGhgETwotViADqlM51bhd5viPGnhf+bJLEjLDh5ZWCfNAEzg+i7Bc4IQT UMBg/oevPtVggBqv87XsHxXsvlxjFzrNY7EYaS4FccYPPnwYFYIPkK7QxPcmXfgAEpM4 zLDA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=7bDe5Eo8YoDgzpgBHjRncuB5a0kbQWytFHxucrZtSpw=; b=jCOdUDiE+kP7VSFd6ed5DYigiwMRxaK5QHaScx8QiOqEBcIHe5zYDgGd5z/dFshuYO d6xMSDAgubYL5X9GNiJ0b16EEI+tmwWIMF9xo5r5gWp5X2tf0aRKs9kJHy/t1YSQcvQF hmsDFkIqjoEf+owLmOgna6CsC9F1zwSv7TcBdpw89rTB5YJuuepa9P5W/wZe1VaNl/N/ Zuc6au85GvUvs0ERuldFg4ARSZLpCSB8omeWYXYir0vaAzdjbyI6as44E7Xkowlb4wFx jNJy6z0TPRWTrLsKF9ScVx9wvIMLGYjHWbTCqynNtGp6RCN3luFPU1Ein0mzuLsqTiPm OOCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=dkEtr7Cb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id rv20si5924191ejb.420.2020.07.17.09.30.00; Fri, 17 Jul 2020 09:30:23 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@redhat.com header.s=mimecast20190719 header.b=dkEtr7Cb; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=redhat.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726453AbgGQQ3s (ORCPT + 99 others); Fri, 17 Jul 2020 12:29:48 -0400 Received: from us-smtp-1.mimecast.com ([205.139.110.61]:40479 "EHLO us-smtp-delivery-1.mimecast.com" rhost-flags-OK-OK-OK-FAIL) by vger.kernel.org with ESMTP id S1726293AbgGQQ3s (ORCPT ); Fri, 17 Jul 2020 12:29:48 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com; s=mimecast20190719; t=1595003386; h=from:from:reply-to:subject:subject:date:date:message-id:message-id: to:to:cc:cc:mime-version:mime-version:content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=7bDe5Eo8YoDgzpgBHjRncuB5a0kbQWytFHxucrZtSpw=; b=dkEtr7CbnAd3PMpVb7Sk3WiVdRz6732q1D2F+T24lS9td3wANLT/mAt4mBqwRB683Nxpno lrcitG2Lm+sjc5jH5zli8QVQS3cOBu+8kAq6WsLvK163neNYdvWmPHYtPqIBpoOLfjPMza Ma0tmyzD3aOmehwLTq0UmS/2ifeZW1E= Received: from mimecast-mx01.redhat.com (mimecast-mx01.redhat.com [209.132.183.4]) (Using TLS) by relay.mimecast.com with ESMTP id us-mta-432-D6KHX6QbNNeV_7wKi6OfLA-1; Fri, 17 Jul 2020 12:29:41 -0400 X-MC-Unique: D6KHX6QbNNeV_7wKi6OfLA-1 Received: from smtp.corp.redhat.com (int-mx01.intmail.prod.int.phx2.redhat.com [10.5.11.11]) (using TLSv1.2 with cipher AECDH-AES256-SHA (256/256 bits)) (No client certificate requested) by mimecast-mx01.redhat.com (Postfix) with ESMTPS id C5F9D8015CE; Fri, 17 Jul 2020 16:29:39 +0000 (UTC) Received: from [10.36.115.54] (ovpn-115-54.ams2.redhat.com [10.36.115.54]) by smtp.corp.redhat.com (Postfix) with ESMTPS id 6FE5F72E48; Fri, 17 Jul 2020 16:29:30 +0000 (UTC) Subject: Re: [PATCH v5 02/15] iommu: Report domain nesting info To: Liu Yi L , alex.williamson@redhat.com, baolu.lu@linux.intel.com, joro@8bytes.org Cc: kevin.tian@intel.com, jacob.jun.pan@linux.intel.com, ashok.raj@intel.com, jun.j.tian@intel.com, yi.y.sun@intel.com, jean-philippe@linaro.org, peterx@redhat.com, hao.wu@intel.com, stefanha@gmail.com, iommu@lists.linux-foundation.org, kvm@vger.kernel.org, linux-kernel@vger.kernel.org References: <1594552870-55687-1-git-send-email-yi.l.liu@intel.com> <1594552870-55687-3-git-send-email-yi.l.liu@intel.com> From: Auger Eric Message-ID: <99c20ada-b7e8-44f6-e036-ab905d119119@redhat.com> Date: Fri, 17 Jul 2020 18:29:28 +0200 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.5.0 MIME-Version: 1.0 In-Reply-To: <1594552870-55687-3-git-send-email-yi.l.liu@intel.com> Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit X-Scanned-By: MIMEDefang 2.79 on 10.5.11.11 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Yi, On 7/12/20 1:20 PM, Liu Yi L wrote: > IOMMUs that support nesting translation needs report the capability info s/needs/need to report > to userspace, e.g. the format of first level/stage paging structures. It gives information about requirements the userspace needs to implement plus other features characterizing the physical implementation. > > This patch reports nesting info by DOMAIN_ATTR_NESTING. Caller can get > nesting info after setting DOMAIN_ATTR_NESTING. I guess you meant after selecting VFIO_TYPE1_NESTING_IOMMU? > > Cc: Kevin Tian > CC: Jacob Pan > Cc: Alex Williamson > Cc: Eric Auger > Cc: Jean-Philippe Brucker > Cc: Joerg Roedel > Cc: Lu Baolu > Signed-off-by: Liu Yi L > Signed-off-by: Jacob Pan > --- > v4 -> v5: > *) address comments from Eric Auger. > > v3 -> v4: > *) split the SMMU driver changes to be a separate patch > *) move the @addr_width and @pasid_bits from vendor specific > part to generic part. > *) tweak the description for the @features field of struct > iommu_nesting_info. > *) add description on the @data[] field of struct iommu_nesting_info > > v2 -> v3: > *) remvoe cap/ecap_mask in iommu_nesting_info. > *) reuse DOMAIN_ATTR_NESTING to get nesting info. > *) return an empty iommu_nesting_info for SMMU drivers per Jean' > suggestion. > --- > include/uapi/linux/iommu.h | 77 ++++++++++++++++++++++++++++++++++++++++++++++ > 1 file changed, 77 insertions(+) > > diff --git a/include/uapi/linux/iommu.h b/include/uapi/linux/iommu.h > index 1afc661..d2a47c4 100644 > --- a/include/uapi/linux/iommu.h > +++ b/include/uapi/linux/iommu.h > @@ -332,4 +332,81 @@ struct iommu_gpasid_bind_data { > } vendor; > }; > > +/* > + * struct iommu_nesting_info - Information for nesting-capable IOMMU. > + * user space should check it before using > + * nesting capability. > + * > + * @size: size of the whole structure > + * @format: PASID table entry format, the same definition as struct > + * iommu_gpasid_bind_data @format. > + * @features: supported nesting features. > + * @flags: currently reserved for future extension. > + * @addr_width: The output addr width of first level/stage translation > + * @pasid_bits: Maximum supported PASID bits, 0 represents no PASID > + * support. > + * @data: vendor specific cap info. data[] structure type can be deduced > + * from @format field. > + * > + * +===============+======================================================+ > + * | feature | Notes | > + * +===============+======================================================+ > + * | SYSWIDE_PASID | PASIDs are managed in system-wide, instead of per | s/in system-wide/system-wide ? > + * | | device. When a device is assigned to userspace or | > + * | | VM, proper uAPI (userspace driver framework uAPI, | > + * | | e.g. VFIO) must be used to allocate/free PASIDs for | > + * | | the assigned device. Isn't it possible to be more explicit, something like: | System-wide PASID management is mandated by the physical IOMMU. All PASIDs allocation must be mediated through the TBD API. > + * +---------------+------------------------------------------------------+ > + * | BIND_PGTBL | The owner of the first level/stage page table must | > + * | | explicitly bind the page table to associated PASID | > + * | | (either the one specified in bind request or the | > + * | | default PASID of iommu domain), through userspace | > + * | | driver framework uAPI (e.g. VFIO_IOMMU_NESTING_OP). | As per your answer in https://lkml.org/lkml/2020/7/6/383, I now understand ARM would not expose that BIND_PGTBL nesting feature, I still think the above wording is a bit confusing. Maybe you may explicitly talk about the PASID *entry* that needs to be passed from guest to host. On ARM we directly pass the PASID table but when reading the above description I fail to determine if this does not fit that description. > + * +---------------+------------------------------------------------------+ > + * | CACHE_INVLD | The owner of the first level/stage page table must | > + * | | explicitly invalidate the IOMMU cache through uAPI | > + * | | provided by userspace driver framework (e.g. VFIO) | > + * | | according to vendor-specific requirement when | > + * | | changing the page table. | > + * +---------------+------------------------------------------------------+ instead of using the "uAPI provided by userspace driver framework (e.g. VFIO)", can't we use the so-called IOMMU UAPI terminology which now has a userspace documentation? > + * > + * @data[] types defined for @format: > + * +================================+=====================================+ > + * | @format | @data[] | > + * +================================+=====================================+ > + * | IOMMU_PASID_FORMAT_INTEL_VTD | struct iommu_nesting_info_vtd | > + * +--------------------------------+-------------------------------------+ > + * > + */ > +struct iommu_nesting_info { > + __u32 size; shouldn't it be @argsz to fit the iommu uapi convention and take benefit to put the flags field just below? > + __u32 format; > +#define IOMMU_NESTING_FEAT_SYSWIDE_PASID (1 << 0) > +#define IOMMU_NESTING_FEAT_BIND_PGTBL (1 << 1) > +#define IOMMU_NESTING_FEAT_CACHE_INVLD (1 << 2) > + __u32 features; > + __u32 flags; > + __u16 addr_width; > + __u16 pasid_bits; > + __u32 padding; > + __u8 data[]; > +}; > + > +/* > + * struct iommu_nesting_info_vtd - Intel VT-d specific nesting info > + * > + * @flags: VT-d specific flags. Currently reserved for future > + * extension. must be set to 0? > + * @cap_reg: Describe basic capabilities as defined in VT-d capability > + * register. > + * @ecap_reg: Describe the extended capabilities as defined in VT-d > + * extended capability register. > + */ > +struct iommu_nesting_info_vtd { > + __u32 flags; > + __u32 padding; > + __u64 cap_reg; > + __u64 ecap_reg; > +}; > + > #endif /* _UAPI_IOMMU_H */ Thanks Eric >