Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp784168ybh; Sat, 18 Jul 2020 22:02:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzya850tC5pe8lcHJB2WrErvieACqwQX0fjbvqa0YbNF/ZD4QqQ43URzSiLijN7wgns8RPW X-Received: by 2002:a17:906:2287:: with SMTP id p7mr15657397eja.537.1595134949408; Sat, 18 Jul 2020 22:02:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595134949; cv=none; d=google.com; s=arc-20160816; b=mWN7YbGeJaZwublkEBXDPQBTOX9Hd5LEGeSR40udOwAPPLodb3HV0GdRWSXZqFjS5B 9YYZnUSUmE4Vitaca88IHmQRNFurClN52XjKzLnHcBC5/bwJcatk1pHQjmzwmsdntSOc suuXwM941RgPuAYaFD0czEMe/2OStwBD0W6lgDw9ecklwT9ZpsEXspY21WxsaxITZ/7T VENTTh7hxPDbDBwm4RibF9KjdVy0ETFPuIqtOV+jBS9jpzgjLS2JbFB82T38BHUUmPTM IRzW3aTQGYjFHiKO67MHNPX4eDp+HIYrwDZJkE1fHIII2E/Etyhe0c1brne9uhokH8Ub GvUQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=avjJNBmyDs+NaCxpIRi8FaEhEBoDKZ4zb32eB5KFuzY=; b=Xz25vczzGk6YAcjCGwMFbV+7ZLxSfb2OkwIWIU7YcQDYkjuEzwDJ93bNReWpg0aReH orku7Yg8M8Ee1q+GhkV/nIFnJUkHeKm8H0dx/ho1nKc9WlLRuqay6VzKNaDGiPTww/ub PocyKuSTmHoMN5SLwtRpxorTUkZgTqklf4q0AcqKOGAgVSNBxi0U0OdVdpYBI69+iKGW 0Au4o/jH1qvKOetELpO1b+yh4enS5f/jvMaegi1wTLFIv6+M7HZHdtEXHpBVWwolCscs S9WSE/zXm+4jI7cszE3niiGRUCSmpJJp3Afe5vFu8Yq4Xkg9OxuVw340VMBYCVhWuyhn BZfA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=hZtja5NH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g16si9133933ejf.492.2020.07.18.22.02.05; Sat, 18 Jul 2020 22:02:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=hZtja5NH; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726170AbgGSFBw (ORCPT + 99 others); Sun, 19 Jul 2020 01:01:52 -0400 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:6456 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725440AbgGSFBv (ORCPT ); Sun, 19 Jul 2020 01:01:51 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Sat, 18 Jul 2020 21:59:53 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Sat, 18 Jul 2020 22:01:51 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Sat, 18 Jul 2020 22:01:51 -0700 Received: from HQMAIL111.nvidia.com (172.20.187.18) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Sun, 19 Jul 2020 05:01:51 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL111.nvidia.com (172.20.187.18) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Sun, 19 Jul 2020 05:01:51 +0000 Received: from audio.nvidia.com (Not Verified[10.24.34.185]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Sat, 18 Jul 2020 22:01:50 -0700 From: Sameer Pujar To: , , , , , CC: , , , , , , , , , , , , , , , Sameer Pujar Subject: [PATCH v5 02/11] ASoC: tegra: Add support for CIF programming Date: Sun, 19 Jul 2020 10:31:21 +0530 Message-ID: <1595134890-16470-3-git-send-email-spujar@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1595134890-16470-1-git-send-email-spujar@nvidia.com> References: <1595134890-16470-1-git-send-email-spujar@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1595134793; bh=avjJNBmyDs+NaCxpIRi8FaEhEBoDKZ4zb32eB5KFuzY=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=hZtja5NHdW+bb0EEJF7HVVCcE52h/iJ9/1cndyT5PSDc/yxQYSnCF5jOKYFRwW1gC wOgIqXTnFY6P3LJnViOCNz+fOZRLbC6QM+X/6Fef+CNwu+uwvUzBhtHsQwJmZabLAV xHn0OQpdkNCH25FQ2XMZRlgDlW1nsAR5AVxvSnqP/Q55fCOTrrILqxS49OSfTW5/UM f+FRaMBuQAEOZmCCXhGwOYZ4hEKgsrXkimT17Qkz7ZZJtyLkeF5XAFRq9WHjqGtCu3 gE76hDyQSZS1rqtsAHgrf6eFHYjx+Wbu0fX1wlv7cP0IqQHM06f4M2h/BKTSzih/B4 DuSoOtz4FilYQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Audio Client Interface (CIF) is a proprietary interface employed to route audio samples through Audio Hub (AHUB) components by inter connecting the various modules. This patch exports an inline function tegra_set_cif() which can be used, for now, to program CIF on Tegra210 and later Tegra generations. Later it can be extended to include helpers for legacy chips as well. Signed-off-by: Sameer Pujar Reviewed-by: Jon Hunter Reviewed-by: Dmitry Osipenko --- sound/soc/tegra/tegra_cif.h | 65 +++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 65 insertions(+) create mode 100644 sound/soc/tegra/tegra_cif.h diff --git a/sound/soc/tegra/tegra_cif.h b/sound/soc/tegra/tegra_cif.h new file mode 100644 index 0000000..7cca806 --- /dev/null +++ b/sound/soc/tegra/tegra_cif.h @@ -0,0 +1,65 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * tegra_cif.h - TEGRA Audio CIF Programming + * + * Copyright (c) 2020 NVIDIA CORPORATION. All rights reserved. + * + */ + +#ifndef __TEGRA_CIF_H__ +#define __TEGRA_CIF_H__ + +#include + +#define TEGRA_ACIF_CTRL_FIFO_TH_SHIFT 24 +#define TEGRA_ACIF_CTRL_AUDIO_CH_SHIFT 20 +#define TEGRA_ACIF_CTRL_CLIENT_CH_SHIFT 16 +#define TEGRA_ACIF_CTRL_AUDIO_BITS_SHIFT 12 +#define TEGRA_ACIF_CTRL_CLIENT_BITS_SHIFT 8 +#define TEGRA_ACIF_CTRL_EXPAND_SHIFT 6 +#define TEGRA_ACIF_CTRL_STEREO_CONV_SHIFT 4 +#define TEGRA_ACIF_CTRL_REPLICATE_SHIFT 3 +#define TEGRA_ACIF_CTRL_TRUNCATE_SHIFT 1 +#define TEGRA_ACIF_CTRL_MONO_CONV_SHIFT 0 + +/* AUDIO/CLIENT_BITS values */ +#define TEGRA_ACIF_BITS_8 1 +#define TEGRA_ACIF_BITS_16 3 +#define TEGRA_ACIF_BITS_24 5 +#define TEGRA_ACIF_BITS_32 7 + +#define TEGRA_ACIF_UPDATE_MASK 0x3ffffffb + +struct tegra_cif_conf { + unsigned int threshold; + unsigned int audio_ch; + unsigned int client_ch; + unsigned int audio_bits; + unsigned int client_bits; + unsigned int expand; + unsigned int stereo_conv; + unsigned int replicate; + unsigned int truncate; + unsigned int mono_conv; +}; + +static inline void tegra_set_cif(struct regmap *regmap, unsigned int reg, + struct tegra_cif_conf *conf) +{ + unsigned int value; + + value = (conf->threshold << TEGRA_ACIF_CTRL_FIFO_TH_SHIFT) | + ((conf->audio_ch - 1) << TEGRA_ACIF_CTRL_AUDIO_CH_SHIFT) | + ((conf->client_ch - 1) << TEGRA_ACIF_CTRL_CLIENT_CH_SHIFT) | + (conf->audio_bits << TEGRA_ACIF_CTRL_AUDIO_BITS_SHIFT) | + (conf->client_bits << TEGRA_ACIF_CTRL_CLIENT_BITS_SHIFT) | + (conf->expand << TEGRA_ACIF_CTRL_EXPAND_SHIFT) | + (conf->stereo_conv << TEGRA_ACIF_CTRL_STEREO_CONV_SHIFT) | + (conf->replicate << TEGRA_ACIF_CTRL_REPLICATE_SHIFT) | + (conf->truncate << TEGRA_ACIF_CTRL_TRUNCATE_SHIFT) | + (conf->mono_conv << TEGRA_ACIF_CTRL_MONO_CONV_SHIFT); + + regmap_update_bits(regmap, reg, TEGRA_ACIF_UPDATE_MASK, value); +} + +#endif -- 2.7.4