Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Subject: Re: [PATCH] ARM: dts: stm32: cosmetic update in
 stm32mp15-pinctrl.dtsi
To:     Patrick Delaunay <patrick.delaunay@st.com>,
        <linux-kernel@vger.kernel.org>
CC:     Maxime Coquelin <mcoquelin.stm32@gmail.com>,
        Rob Herring <robh+dt@kernel.org>, <devicetree@vger.kernel.org>,
        <linux-arm-kernel@lists.infradead.org>,
        <linux-stm32@st-md-mailman.stormreply.com>
References: <20200616153329.15148-1-patrick.delaunay@st.com>
From:   Alexandre Torgue <alexandre.torgue@st.com>
Message-ID: <b18bd7f8-f63c-13ad-6220-f7745600a7a6@st.com>
Date:   Tue, 21 Jul 2020 09:16:01 +0200
User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101
 Thunderbird/68.10.0
MIME-Version: 1.0
In-Reply-To: <20200616153329.15148-1-patrick.delaunay@st.com>
Content-Type: text/plain; charset="utf-8"; format=flowed
Content-Language: en-US
Content-Transfer-Encoding: 7bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk

Hi Patrick

On 6/16/20 5:33 PM, Patrick Delaunay wrote:
> Use tabs where possible and remove multiple blanks lines.
> 
> Signed-off-by: Patrick Delaunay <patrick.delaunay@st.com>
> ---
> 
>   arch/arm/boot/dts/stm32mp15-pinctrl.dtsi | 9 ++++-----
>   1 file changed, 4 insertions(+), 5 deletions(-)
> 

Applied on stm32-next.

Thanks.
Alex

> diff --git a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> index 7eb858732d6d..7d351757f2f8 100644
> --- a/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> +++ b/arch/arm/boot/dts/stm32mp15-pinctrl.dtsi
> @@ -210,8 +210,8 @@
>   				 <STM32_PINMUX('E', 2, ANALOG)>, /* ETH_RGMII_TXD3 */
>   				 <STM32_PINMUX('B', 11, ANALOG)>, /* ETH_RGMII_TX_CTL */
>   				 <STM32_PINMUX('C', 1, ANALOG)>, /* ETH_MDC */
> -			         <STM32_PINMUX('A', 2, ANALOG)>, /* ETH_MDIO */
> -			         <STM32_PINMUX('C', 4, ANALOG)>, /* ETH_RGMII_RXD0 */
> +				 <STM32_PINMUX('A', 2, ANALOG)>, /* ETH_MDIO */
> +				 <STM32_PINMUX('C', 4, ANALOG)>, /* ETH_RGMII_RXD0 */
>   				 <STM32_PINMUX('C', 5, ANALOG)>, /* ETH_RGMII_RXD1 */
>   				 <STM32_PINMUX('H', 6, ANALOG)>, /* ETH_RGMII_RXD2 */
>   				 <STM32_PINMUX('H', 7, ANALOG)>, /* ETH_RGMII_RXD3 */
> @@ -453,7 +453,7 @@
>   	i2c5_pins_b: i2c5-1 {
>   		pins {
>   			pinmux = <STM32_PINMUX('D', 0, AF4)>, /* I2C5_SCL */
> -			         <STM32_PINMUX('D', 1, AF4)>; /* I2C5_SDA */
> +				 <STM32_PINMUX('D', 1, AF4)>; /* I2C5_SDA */
>   			bias-disable;
>   			drive-open-drain;
>   			slew-rate = <0>;
> @@ -463,7 +463,7 @@
>   	i2c5_sleep_pins_b: i2c5-sleep-1 {
>   		pins {
>   			pinmux = <STM32_PINMUX('D', 0, ANALOG)>, /* I2C5_SCL */
> -			         <STM32_PINMUX('D', 1, ANALOG)>; /* I2C5_SDA */
> +				 <STM32_PINMUX('D', 1, ANALOG)>; /* I2C5_SDA */
>   		};
>   	};
>   
> @@ -1072,7 +1072,6 @@
>   		};
>   	};
>   
> -
>   	sai2a_pins_b: sai2a-1 {
>   		pins1 {
>   			pinmux = <STM32_PINMUX('I', 6, AF10)>,	/* SAI2_SD_A */
>