Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp1301132ybh; Thu, 23 Jul 2020 05:41:09 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzVHH27AnZ5l38jzUDTWk+GSi6Jls0zIicesC4YjMv/S3hQSEV4BxtJFdVcueaOi2YDYmEi X-Received: by 2002:a05:6402:3064:: with SMTP id bs4mr4071790edb.350.1595508069651; Thu, 23 Jul 2020 05:41:09 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595508069; cv=none; d=google.com; s=arc-20160816; b=j6EszY/+KIF24BXeam4+XeKYzyF4P+PA8MxAdpAmLYxkrmKNmlsS0RUF/ztkOffI2u MnDbrWmH/k4gUfFEILaFM2YMQIwTI6ty2EvLF9ZfFg3QUHASpeh1PC8nSP0ToWCOONQg l7RrbO2uR8eW5bZD+ob5PWDtk9UF1Pu7yAcVeNMXb4CVJBqH1gQP7tMUNkSZe4PawlEG mZOiKkndSnjxsxsT9QS2vMGk5Cs3hOntNlJbs22wJmuml5i/ui9dYm53xZv1goWHqMLY 156ilwchT+Y3GwnCu3t82vGn/V44CgMUpWR4lYDVPcR0slbZUS326jyfDLhCqA2/BSPl Tf/g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=gG6kBrOgcujqm++Gj8G4DNz/8FeWgqcq4KgkxScDy/I=; b=DGjJIhdMX0Ksue69zJc5C2ei4UL9g0HoHvTTkKuKdoAvoQd0so45GLh5THZjWgwkGH HYQMythfapbOviOmJZNfgC7sWiLalEPcsbmzy35ZGR1XmFyt2wMCBmwcwZ24Tn8WhZsA A54BKKnmaZ7aS1gElIewTpwNxghBh7EsyYBSc+eUm164S4A4OgrXc1dxIvI4zW7Z7kl3 AApVLFzMUEVDWOZOS6Bn3IqF8n6jmwV/gFwmO5vrJVOt4qaSHSpV9iQZpzGBRSNaLRPv lPL+IoGR2sSd0nPtOx0SDV+8AifyHVeCoKC8e4qGFgrzYCLlqKP1o0qAE7uPkq3RZ/LJ 77qg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dMhUzTY8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s15si1597899edy.608.2020.07.23.05.40.46; Thu, 23 Jul 2020 05:41:09 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@amarulasolutions.com header.s=google header.b=dMhUzTY8; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728870AbgGWMkZ (ORCPT + 99 others); Thu, 23 Jul 2020 08:40:25 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60648 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727885AbgGWMkY (ORCPT ); Thu, 23 Jul 2020 08:40:24 -0400 Received: from mail-pl1-x62d.google.com (mail-pl1-x62d.google.com [IPv6:2607:f8b0:4864:20::62d]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 7F7B2C0619DC for ; Thu, 23 Jul 2020 05:40:24 -0700 (PDT) Received: by mail-pl1-x62d.google.com with SMTP id l6so2504297plt.7 for ; Thu, 23 Jul 2020 05:40:24 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amarulasolutions.com; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=gG6kBrOgcujqm++Gj8G4DNz/8FeWgqcq4KgkxScDy/I=; b=dMhUzTY84gqPItcj4IkTRu5/q/JxIjLiYNNO2F+UM6DcNEp0udC7nyIab1NhzTlYt7 HCcaLRaOCzPgD5pCc3Uz+jiAYPm0Q6Vg4ngMmb6rYMVx6pGM/GB5Is9pGiPHmNQ3fSJj tYYfMfPpDRXsT/sbmpEGH2ZnV7oUqrtizcHsY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=gG6kBrOgcujqm++Gj8G4DNz/8FeWgqcq4KgkxScDy/I=; b=iRUbYafqPt7uuciuRj1ZWt/K6njfwU1iMrmCGIc4vrfFWIjDO97Xv99oRWxDCayVR1 Ey9zsUoBLkR+ENly9lduFpweSp8XqG3fkK5r0n/G7Fz+OJPgtubI3cBP6pVuxm1ZT5up DPJscJAJUttKk2sk4mYoJS50ckOKgdrMID+LSCSULhgUvBYHl1vPZoKXRff+8LfQP93D vElZjZ476UTfNaJVWf5HrUm80yVnguTSegbImefzL+O5qI6n7s9IgJWdNcNGM2WsOrF9 /nNpCBuQ0nD/VqL7a5557AOnaLxWvVsgNhNQoWQjkKvsj7hBUvRSw5Twn3fZ8/4SJj62 vbIQ== X-Gm-Message-State: AOAM533fILo44kkQN//PO2D+W42QoJvbKaL+rQe9Rh46gyb8HQkJ1yVe zKhzZFraZi7AOvhjNyvkrHazPA== X-Received: by 2002:a17:902:c082:: with SMTP id j2mr3673461pld.285.1595508023987; Thu, 23 Jul 2020 05:40:23 -0700 (PDT) Received: from localhost.localdomain ([2405:201:c809:c7d5:cbf:ea0:8a30:a3af]) by smtp.gmail.com with ESMTPSA id m26sm3051270pff.84.2020.07.23.05.40.19 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Thu, 23 Jul 2020 05:40:23 -0700 (PDT) From: Jagan Teki To: Heiko Stuebner , Rob Herring Cc: Suniel Mahesh , Michael Trimarchi , linux-arm-kernel@lists.infradead.org, linux-rockchip@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-amarula , Jagan Teki Subject: [PATCH 3/7] arm64: dts: rockchip: Add Engicam PX30.Core SOM Date: Thu, 23 Jul 2020 18:09:47 +0530 Message-Id: <20200723123951.149497-4-jagan@amarulasolutions.com> X-Mailer: git-send-email 2.25.1 In-Reply-To: <20200723123951.149497-1-jagan@amarulasolutions.com> References: <20200723123951.149497-1-jagan@amarulasolutions.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org PX30.Core is an EDIMM SOM based on Rockchip PX30 from Engicam. General features: - Rockchip PX30 - Up to 2GB DDR4 - eMMC 4 GB expandible - rest of PX30 features PX30.Core needs to mount on top of Engicam baseboards for creating complete platform boards. Possible baseboards are, - EDIMM2.2 - C.TOUCH 2.0 10.1" Open Frame Add support for it. Signed-off-by: Jagan Teki --- .../boot/dts/rockchip/px30-px30-core.dtsi | 250 ++++++++++++++++++ 1 file changed, 250 insertions(+) create mode 100644 arch/arm64/boot/dts/rockchip/px30-px30-core.dtsi diff --git a/arch/arm64/boot/dts/rockchip/px30-px30-core.dtsi b/arch/arm64/boot/dts/rockchip/px30-px30-core.dtsi new file mode 100644 index 000000000000..26f81dbeab4d --- /dev/null +++ b/arch/arm64/boot/dts/rockchip/px30-px30-core.dtsi @@ -0,0 +1,250 @@ +// SPDX-License-Identifier: (GPL-2.0+ OR MIT) +/* + * Copyright (c) 2020 Fuzhou Rockchip Electronics Co., Ltd + * Copyright (c) 2020 Engicam srl + * Copyright (c) 2020 Amarula Solutions(India) + */ + +#include +#include + +/ { + compatible = "engicam,px30-px30-core", "rockchip,px30"; +}; + +&cpu0 { + cpu-supply = <&vdd_arm>; +}; + +&cpu1 { + cpu-supply = <&vdd_arm>; +}; + +&cpu2 { + cpu-supply = <&vdd_arm>; +}; + +&cpu3 { + cpu-supply = <&vdd_arm>; +}; + +&emmc { + cap-mmc-highspeed; + mmc-hs200-1_8v; + non-removable; + status = "okay"; +}; + +&gmac { + clock_in_out = "output"; + phy-supply = <&vcc_3v3>; /* +3V3_SOM */ + snps,reset-active-low; + snps,reset-delays-us = <0 50000 50000>; + snps,reset-gpio = <&gpio2 RK_PB5 GPIO_ACTIVE_HIGH>; +}; + +&i2c0 { + status = "okay"; + + rk809: pmic@20 { + compatible = "rockchip,rk809"; + reg = <0x20>; + interrupt-parent = <&gpio0>; + interrupts = ; + pinctrl-names = "default"; + pinctrl-0 = <&pmic_int>; + rockchip,system-power-controller; + wakeup-source; + #clock-cells = <1>; + clock-output-names = "rk808-clkout1", "rk808-clkout2"; + + vcc1-supply = <&vcc5v0_sys>; + vcc2-supply = <&vcc5v0_sys>; + vcc3-supply = <&vcc5v0_sys>; + vcc4-supply = <&vcc5v0_sys>; + vcc5-supply = <&vcc3v3_sys>; + vcc6-supply = <&vcc3v3_sys>; + vcc7-supply = <&vcc3v3_sys>; + vcc8-supply = <&vcc3v3_sys>; + vcc9-supply = <&vcc5v0_sys>; + + regulators { + vdd_log: DCDC_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <1350000>; + regulator-min-microvolt = <950000>; + regulator-name = "vdd_log"; + regulator-ramp-delay = <6001>; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <950000>; + }; + }; + + vdd_arm: DCDC_REG2 { + regulator-max-microvolt = <1350000>; + regulator-min-microvolt = <950000>; + regulator-name = "vdd_arm"; + regulator-ramp-delay = <6001>; + regulator-always-on; + regulator-boot-on; + + regulator-state-mem { + regulator-off-in-suspend; + regulator-suspend-microvolt = <950000>; + }; + }; + + vcc_ddr: DCDC_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc_ddr"; + + regulator-state-mem { + regulator-on-in-suspend; + }; + }; + + vcc_3v3: DCDC_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-max-microvolt = <3300000>; + regulator-min-microvolt = <3300000>; + regulator-name = "vcc_3v3"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc3v3_sys: DCDC_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc3v3_sys"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc_1v0: LDO_REG1 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <1000000>; + regulator-name = "vcc_1v0"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1000000>; + }; + }; + + vcc_1v8: LDO_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <1800000>; + regulator-name = "vcc_1v8"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1800000>; + }; + }; + + vdd_1v0: LDO_REG3 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1000000>; + regulator-max-microvolt = <1000000>; + regulator-name = "vdd_1v0"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <1000000>; + }; + }; + + vcc3v0_pmu: LDO_REG4 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vcc3v0_pmu"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + + }; + }; + + vccio_sd: LDO_REG5 { + regulator-always-on; + regulator-boot-on; + regulator-min-microvolt = <1800000>; + regulator-max-microvolt = <3300000>; + regulator-name = "vccio_sd"; + + regulator-state-mem { + regulator-on-in-suspend; + regulator-suspend-microvolt = <3300000>; + }; + }; + + vcc5v0_host: SWITCH_REG2 { + regulator-always-on; + regulator-boot-on; + regulator-name = "vcc5v0_host"; + }; + }; + }; +}; + +&io_domains { + vccio1-supply = <&vcc_3v3>; + vccio2-supply = <&vcc_3v3>; + vccio3-supply = <&vcc_3v3>; + vccio4-supply = <&vcc_3v3>; + vccio5-supply = <&vcc_3v3>; + vccio6-supply = <&vcc_1v8>; + status = "okay"; +}; + +&pinctrl { + pmic { + pmic_int: pmic_int { + rockchip,pins = <0 RK_PA7 RK_FUNC_GPIO &pcfg_pull_up>; + }; + }; +}; + +&pmu_io_domains { + pmuio1-supply = <&vcc_3v3>; + pmuio2-supply = <&vcc_3v3>; + status = "okay"; +}; + +&pwm0 { + status = "okay"; +}; + +&sdmmc { + cap-mmc-highspeed; + cap-sd-highspeed; + card-detect-delay = <800>; + vqmmc-supply = <&vcc_3v3>; +}; + +&tsadc { + rockchip,hw-tshut-mode = <1>; + rockchip,hw-tshut-polarity = <1>; + status = "okay"; +}; -- 2.25.1