Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp1558582ybh; Thu, 23 Jul 2020 11:53:56 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwS9OY8kmwgy/jk/cEUIDMzCkSUQrhy5193ig/cXnBM1V1WdgJXBCPzL1r4/6KbRC0pHvoF X-Received: by 2002:a05:6402:202a:: with SMTP id ay10mr5719573edb.0.1595530436147; Thu, 23 Jul 2020 11:53:56 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595530436; cv=none; d=google.com; s=arc-20160816; b=nzUkzculHppjtm1CgmveMb6HCmfV25RuFmZ6Rx1MY9HWfueebcga6D6uabC8AYeVJh 2vXDaxu9HrhGTeb9LeQ25XKu4FYfvszGQTSyg2AOKsdcj/MmeMkhSymgPMPecjMrsPbw C6scH6LXh+Tj8DmkIKzfPX8BKo+jYdrTtTL+JjWoGiQxhlIbRDULCF5OkRE3SDS7LU7U gSUNB++7GFg9pXqFS0ak0yaSDkEaanRovl/bkOE3cdz+M/l4IZEUQnpCIPGR1hp8q3j6 LkVgRFyXmU51FkG/mdYx5PHGPcAGtW25Se9s8HBTs92urnt4pLVfOmj5REtckIo9lf2L jTaQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=L1u1/EP612atHM51MLfxnclzjBCkmv7rza24Rpog9OU=; b=rNjrOBybgbR13Br7WPflVNNFG4PJA1RPplXd1hhf1XOYNAF4/cbwG1HKKt+Ppbkxul zIDCS/t2jo0YW/+Lu2L5Pk83HLJG2d2tiQ52Qwurd17rpXyEDFtMHI6JM7GEiqkKXVwg jA9/Cgd2iHZxVqpax7LnEB1BJ8iOEd2s5+lEy9qHqoRaLoYJclS1m30/DY/I0F6wA3k8 k+kHuoR4ClXRfTQq8nSxR6166Uy+5yjl1ikiTLxou0xrum3GAinbT/yOwI/wVndX7YJ0 nVGh2MXnUWeG+rESdX2xuKXTRrEDD0rfZpDAfSGH+wgDv0MedJxDbkjfHiqMV4Fuc7/l yeQA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=ImXSJ2Zx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a18si2474798edx.421.2020.07.23.11.53.33; Thu, 23 Jul 2020 11:53:56 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@chromium.org header.s=google header.b=ImXSJ2Zx; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=chromium.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726993AbgGWSv1 (ORCPT + 99 others); Thu, 23 Jul 2020 14:51:27 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:33508 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726691AbgGWSv0 (ORCPT ); Thu, 23 Jul 2020 14:51:26 -0400 Received: from mail-pj1-x1042.google.com (mail-pj1-x1042.google.com [IPv6:2607:f8b0:4864:20::1042]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 350D5C0619E3 for ; Thu, 23 Jul 2020 11:51:26 -0700 (PDT) Received: by mail-pj1-x1042.google.com with SMTP id 8so3604910pjj.1 for ; Thu, 23 Jul 2020 11:51:26 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=chromium.org; s=google; h=date:from:to:cc:subject:message-id:references:mime-version :content-disposition:in-reply-to; bh=L1u1/EP612atHM51MLfxnclzjBCkmv7rza24Rpog9OU=; b=ImXSJ2Zx/AD2cuVUklyjgXZcToxYG0YMH42R7JppafBiBcde2wlGcA5qyps8YUchMY TcIfgj1LAeYBMHSo2q/znhkEP0nhXul6Io95EwzMUUL33nNvW8Rdh16Ni/bsEk3M3I69 xKNyLKxVB1PlIo9EGl0u/N6l7cd4NMHstkHK0= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=L1u1/EP612atHM51MLfxnclzjBCkmv7rza24Rpog9OU=; b=pfElsEuVK+WCkZfMtvyBBRkRh/IXtnNI+v230GwC/kpOaDPF4I/mmOj0XW3sDxDWWC GwV0RGFNismRteFYhTdt43Jwac4clLaEG7r5UvVRqm4wln6DrgNBDVP0rpmZpJ6PaHVR 4Ypt/QGvtFWD1PP6+RMct1EZqL0Hyu+J0u2tcF2+7QHz6LwKJf1b/sHU6FYHI+seXrWv DO5eMn3zXxTkXi/SP+xGjh7n+czfnpsy+1gDHKjmMmVuVIdzYyFbMnHuvC5jbP7mTpP4 +aLZx0xHeFD0+KwWpbZvk0PdsZ5GJyhGHVNXxZ3SRK1ZkhnElWDCFB91XSpYFv9DlnQj th8w== X-Gm-Message-State: AOAM530LYpFfTXdVPLJe6oVH8CMI347/x1aCIvzY1M0l5ZB+XYRGCOFF 6JaTpjsg7UNaTkryDCVskkdyFw== X-Received: by 2002:a17:902:9682:: with SMTP id n2mr4820147plp.11.1595530285601; Thu, 23 Jul 2020 11:51:25 -0700 (PDT) Received: from localhost ([2620:15c:202:1:f693:9fff:fef4:e70a]) by smtp.gmail.com with ESMTPSA id p12sm3668537pgk.40.2020.07.23.11.51.24 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Thu, 23 Jul 2020 11:51:24 -0700 (PDT) Date: Thu, 23 Jul 2020 11:51:23 -0700 From: Matthias Kaehlcke To: Sandeep Maheswaram Cc: Andy Gross , Bjorn Andersson , Greg Kroah-Hartman , Rob Herring , Mark Rutland , Felipe Balbi , Stephen Boyd , Doug Anderson , linux-arm-msm@vger.kernel.org, linux-usb@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, Manu Gautam , Chandana Kishori Chiluveru Subject: Re: [PATCH v10 1/2] usb: dwc3: qcom: Add interconnect support in dwc3 driver Message-ID: <20200723185123.GY3191083@google.com> References: <1595528857-25357-1-git-send-email-sanm@codeaurora.org> <1595528857-25357-2-git-send-email-sanm@codeaurora.org> MIME-Version: 1.0 Content-Type: text/plain; charset=utf-8 Content-Disposition: inline In-Reply-To: <1595528857-25357-2-git-send-email-sanm@codeaurora.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Sandeep, On Thu, Jul 23, 2020 at 11:57:36PM +0530, Sandeep Maheswaram wrote: > Add interconnect support in dwc3-qcom driver to vote for bus > bandwidth. > > This requires for two different paths - from USB to > DDR. The other is from APPS to USB. > > Signed-off-by: Sandeep Maheswaram > Signed-off-by: Chandana Kishori Chiluveru > --- > drivers/usb/dwc3/dwc3-qcom.c | 127 ++++++++++++++++++++++++++++++++++++++++++- > 1 file changed, 125 insertions(+), 2 deletions(-) > > diff --git a/drivers/usb/dwc3/dwc3-qcom.c b/drivers/usb/dwc3/dwc3-qcom.c > index e1e78e9..712efb7 100644 > --- a/drivers/usb/dwc3/dwc3-qcom.c > +++ b/drivers/usb/dwc3/dwc3-qcom.c > @@ -13,6 +13,7 @@ > #include > #include > #include > +#include > #include > #include > #include > @@ -43,6 +44,14 @@ > #define SDM845_QSCRATCH_SIZE 0x400 > #define SDM845_DWC3_CORE_SIZE 0xcd00 > > +/* Interconnect path bandwidths in MBps */ > +#define USB_MEMORY_AVG_HS_BW MBps_to_icc(240) > +#define USB_MEMORY_PEAK_HS_BW MBps_to_icc(700) > +#define USB_MEMORY_AVG_SS_BW MBps_to_icc(1000) > +#define USB_MEMORY_PEAK_SS_BW MBps_to_icc(2500) > +#define APPS_USB_AVG_BW 0 > +#define APPS_USB_PEAK_BW MBps_to_icc(40) > + > struct dwc3_acpi_pdata { > u32 qscratch_base_offset; > u32 qscratch_base_size; > @@ -76,6 +85,8 @@ struct dwc3_qcom { > enum usb_dr_mode mode; > bool is_suspended; > bool pm_suspended; > + struct icc_path *icc_path_ddr; > + struct icc_path *icc_path_apps; > }; > > static inline void dwc3_qcom_setbits(void __iomem *base, u32 offset, u32 val) > @@ -190,6 +201,103 @@ static int dwc3_qcom_register_extcon(struct dwc3_qcom *qcom) > return 0; > } > > +static int dwc3_qcom_interconnect_enable(struct dwc3_qcom *qcom) > +{ > + int ret; > + > + ret = icc_enable(qcom->icc_path_ddr); > + if (ret) > + return ret; > + > + ret = icc_enable(qcom->icc_path_apps); > + if (ret) > + return icc_disable(qcom->icc_path_ddr); You are returning the result of icc_disable(), but it should be the previous error. Just do icc_disable(qcom->icc_path_ddr); and use the below statement for returning (if not it should be 'return 0'). > + > + return ret; > +} > + > +static int dwc3_qcom_interconnect_disable(struct dwc3_qcom *qcom) > +{ > + int ret; > + > + ret = icc_disable(qcom->icc_path_ddr); > + if (ret) > + return ret; > + > + ret = icc_disable(qcom->icc_path_apps); > + if (ret) > + goto err_reenable_memory_path; Please make the error handling in _enable() and _disable() symmetrical, either call icc_enable/disable() directly or use a goto in both functions (IMO the goto is not needed in this case, it makes the code more complex rather than simplifying it). > + > + return 0; > + > + /* Re-enable things in the event of an error */ > +err_reenable_memory_path: > + dwc3_qcom_interconnect_enable(qcom); Why this function which disables both paths and not just icc_enable(qcom->icc_path_ddr), analogous to dwc3_qcom_interconnect_enable()? > + > + return ret; > +} > + > +/** > + * dwc3_qcom_interconnect_init() - Get interconnect path handles > + * and set bandwidhth. > + * @qcom: Pointer to the concerned usb core. > + * > + */ > +static int dwc3_qcom_interconnect_init(struct dwc3_qcom *qcom) > +{ > + struct device *dev = qcom->dev; > + int ret; > + > + qcom->icc_path_ddr = of_icc_get(dev, "usb-ddr"); > + if (IS_ERR(qcom->icc_path_ddr)) { > + dev_err(dev, "failed to get usb-ddr path: %ld\n", > + PTR_ERR(qcom->icc_path_ddr)); > + return PTR_ERR(qcom->icc_path_ddr); > + } > + > + qcom->icc_path_apps = of_icc_get(dev, "apps-usb"); > + if (IS_ERR(qcom->icc_path_apps)) { > + dev_err(dev, "failed to get apps-usb path: %ld\n", > + PTR_ERR(qcom->icc_path_apps)); > + return PTR_ERR(qcom->icc_path_apps); > + } > + > + if (usb_get_maximum_speed(&qcom->dwc3->dev) >= USB_SPEED_SUPER || > + usb_get_maximum_speed(&qcom->dwc3->dev) == USB_SPEED_UNKNOWN) > + ret = icc_set_bw(qcom->icc_path_ddr, > + USB_MEMORY_AVG_SS_BW, USB_MEMORY_PEAK_SS_BW); > + else > + ret = icc_set_bw(qcom->icc_path_ddr, > + USB_MEMORY_AVG_HS_BW, USB_MEMORY_PEAK_HS_BW); > + > + if (ret) { > + dev_err(dev, "failed to set bandwidth for usb-ddr path: %d\n", ret); > + return ret; > + } > + > + ret = icc_set_bw(qcom->icc_path_apps, > + APPS_USB_AVG_BW, APPS_USB_PEAK_BW); > + nit: remove empty line, the call and the if block belong together. > + if (ret) { > + dev_err(dev, "failed to set bandwidth for apps-usb path: %d\n", ret); > + return ret; > + }