Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp1734360ybh;
        Thu, 23 Jul 2020 16:50:16 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJy29UxNNENeBESKgVwicV6zO3aUpvkrNS/ELM+RJeAPuMyPItwpJ6uZ1X0LdjGX5PkjOHna
X-Received: by 2002:a17:906:4c48:: with SMTP id d8mr6461743ejw.331.1595548216416;
        Thu, 23 Jul 2020 16:50:16 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1595548216; cv=none;
        d=google.com; s=arc-20160816;
        b=cR/D/pWbh1/0TL8Vg6Td+YZh9W6vaq+19EC0ihQoYGiM8y88MGP48Vyzqg9px3ERDN
         udrgaJupQwynvfVBlbF2mnxP+wq+pAYFQYgMc7yT22hMiuyePrMiEz05HaoM8tkRJ8Og
         xthdJTL5HT3XpnV0Vb5vzlm0BOWV4rwgy2WRCx89vX2x8CN3gCLg6ihNGvZGYHMaYrQc
         IPUGl4MlWVNULSf5z4HSWmQhAgo4TQYxHXSgtgqi/pO8Uig/7zCtvjI8bZpQh6vBa8vQ
         ou5SMS5TbW8iqAKpGYtoWR36Sr9701kLa1G7iucPwEDf7kD9FAUaicCJENg4b05DaYAS
         TQgA==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=5U56MbpoGgbizDY87xBQZF5BWeIIcAyUuev+l62V8Co=;
        b=uK3xxI5ndLewcYUYyddD/32y9WybZFo+mOyYWkUHjPa1SJl5hTQ0Wy8TKx09grYA/i
         8V6kEUvG/HaM1RxiCkKnqX6DH/o7mmzSY3tHKXhw8wPfo0X9jSgUeZ3fDIUwPpTtoV+m
         u5sqbsj+36yfhh5hDDWsRSPM9T9UBsQK84eLWDzMvmxVjbFKgqLw2Wlp/igd7swOuvyj
         PgnDipRHvksNTnMvHXYeMasdjGsLGqTPH4mtgzS46tTeCqcqMkuTTadl4FdszkVICNlZ
         TJFoqj8AaPJg903bkXtlr053JE2I5eEGw/ArW8NvkVIoumPBeJjd0Q1qelQvW3f5Y1Rk
         uqGQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=nI4bPVwe;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id y24si2971222edv.573.2020.07.23.16.49.54;
        Thu, 23 Jul 2020 16:50:16 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=nI4bPVwe;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728564AbgGWXtI (ORCPT <rfc822;peterpeng024@gmail.com>
        + 99 others); Thu, 23 Jul 2020 19:49:08 -0400
Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:18010 "EHLO
        hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728403AbgGWXsW (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 23 Jul 2020 19:48:22 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5f1a21860000>; Thu, 23 Jul 2020 16:47:18 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Thu, 23 Jul 2020 16:48:21 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Thu, 23 Jul 2020 16:48:21 -0700
Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL101.nvidia.com
 (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 23 Jul
 2020 23:48:21 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Thu, 23 Jul 2020 23:48:21 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.168.236]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5f1a21c40003>; Thu, 23 Jul 2020 16:48:21 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>,
        <sakari.ailus@iki.fi>, <robh+dt@kernel.org>,
        <helen.koike@collabora.com>
CC:     <digetx@gmail.com>, <sboyd@kernel.org>,
        <gregkh@linuxfoundation.org>, <linux-media@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-i2c@vger.kernel.org>
Subject: [RFC PATCH v4 08/14] media: tegra-video: Update format lookup to offset based
Date:   Thu, 23 Jul 2020 16:51:06 -0700
Message-ID: <1595548272-9809-9-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1595548272-9809-1-git-send-email-skomatineni@nvidia.com>
References: <1595548272-9809-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1595548038; bh=5U56MbpoGgbizDY87xBQZF5BWeIIcAyUuev+l62V8Co=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=nI4bPVwehmNnfECgOGTd21V3i3r88PiIlHkPhh3g0ha1yAav+4wNZVdlBo618aXtp
         NC57D5x4Xa2m6gmjpfvHtPbKbPaoHE/iWI6sQGu/pGi7eZ2V1tYmaAhFLlRLCqyg0i
         scXTvb+Pek5kwZKZuBkMvWv2NBF0Wnu61gSX/ZhUisz77dyFDj9ZLt1hywY9oqWq+U
         /M/HiTO3GZmz7+8IyPleQviuhSVFNzfSBD49JUeHwuWtKLxTpQTkTejDKr5iUIZdrB
         MSs9MlZLAISSuOTYytMH99HHIIHN/qcFvDhwelUo4B6rN1XkK2TZvrXJnKCelgpaFJ
         40lcwUAdpKuSg==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra VI supported video formats are more for non TPG and there
can be multiple pixel formats for the same media bus format.

This patch updates the helper function for format lookup based on
mbus code from pre-defined Tegra supported format list to look from
the specified list index offset.

Offset based look up is used with sensor device graph (non TPG)
where format enumeration can list all supported formats for the
specific sensor mbus codes.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 drivers/staging/media/tegra-video/vi.c | 10 ++++++----
 1 file changed, 6 insertions(+), 4 deletions(-)

diff --git a/drivers/staging/media/tegra-video/vi.c b/drivers/staging/media/tegra-video/vi.c
index 0197f4e..52d751f 100644
--- a/drivers/staging/media/tegra-video/vi.c
+++ b/drivers/staging/media/tegra-video/vi.c
@@ -53,11 +53,12 @@ to_tegra_channel_buffer(struct vb2_v4l2_buffer *vb)
 }
 
 static int tegra_get_format_idx_by_code(struct tegra_vi *vi,
-					unsigned int code)
+					unsigned int code,
+					unsigned int offset)
 {
 	unsigned int i;
 
-	for (i = 0; i < vi->soc->nformats; ++i) {
+	for (i = offset; i < vi->soc->nformats; ++i) {
 		if (vi->soc->video_formats[i].code == code)
 			return i;
 	}
@@ -598,11 +599,12 @@ static void vi_tpg_fmts_bitmap_init(struct tegra_vi_channel *chan)
 	bitmap_zero(chan->tpg_fmts_bitmap, MAX_FORMAT_NUM);
 
 	index = tegra_get_format_idx_by_code(chan->vi,
-					     MEDIA_BUS_FMT_SRGGB10_1X10);
+					     MEDIA_BUS_FMT_SRGGB10_1X10, 0);
 	bitmap_set(chan->tpg_fmts_bitmap, index, 1);
 
 	index = tegra_get_format_idx_by_code(chan->vi,
-					     MEDIA_BUS_FMT_RGB888_1X32_PADHI);
+					     MEDIA_BUS_FMT_RGB888_1X32_PADHI,
+					     0);
 	bitmap_set(chan->tpg_fmts_bitmap, index, 1);
 }
 
-- 
2.7.4