Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
IronPort-SDR: QyZ6KNON6Pr2tEwRnqlAULI9vuthG/sZtRwTD97ToyU/7sHI3lKO09mDRQyg8vqYzoEaHRwXAp
 hVeZy+YXYhkvBwiGgbRJP9RrBcf8XiKg+xnkt6Cax9rTd8zEVI2WFWPc2gJeyNZRJpdroCY6vX
 Nm1dZgBXF80jdtQUIP18gcxdRkYLOelmBaNj0HN/gpbdKzmjlrZjaLB4ve84bPwKYfTaxOb80w
 255JjIVlsCdRR2bgyGcGHpGNL2Zn8zbH6w+hN8QgqBHaqA1xVizroqq2RGF3Ldzr5D9YmHLsXc
 DSA=
From:   Anup Patel <anup.patel@wdc.com>
To:     Palmer Dabbelt <palmer@dabbelt.com>,
        Paul Walmsley <paul.walmsley@sifive.com>,
        Albert Ou <aou@eecs.berkeley.edu>,
        Rob Herring <robh+dt@kernel.org>,
        Daniel Lezcano <daniel.lezcano@linaro.org>,
        Thomas Gleixner <tglx@linutronix.de>
Cc:     Damien Le Moal <damien.lemoal@wdc.com>,
        Atish Patra <atish.patra@wdc.com>,
        Alistair Francis <Alistair.Francis@wdc.com>,
        Anup Patel <anup@brainfault.org>,
        linux-riscv@lists.infradead.org, linux-kernel@vger.kernel.org,
        devicetree@vger.kernel.org, Anup Patel <anup.patel@wdc.com>,
        Palmer Dabbelt <palmerdabbelt@google.com>,
        Emil Renner Berhing <kernel@esmil.dk>
Subject: [PATCH v6 4/4] dt-bindings: timer: Add CLINT bindings
Date:   Fri, 24 Jul 2020 12:48:22 +0530
Message-Id: <20200724071822.126758-5-anup.patel@wdc.com>
In-Reply-To: <20200724071822.126758-1-anup.patel@wdc.com>
References: <20200724071822.126758-1-anup.patel@wdc.com>
Content-Transfer-Encoding: 8bit
Content-Type: text/plain
MIME-Version: 1.0
X-MS-Exchange-MessageSentRepresentingType: 1
Received: from wdc.com (103.20.29.132) by BMXPR01CA0095.INDPRD01.PROD.OUTLOOK.COM (2603:1096:b00:54::35) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.20.3216.20 via Frontend Transport; Fri, 24 Jul 2020 07:19:05 +0000
X-Mailer: git-send-email 2.25.1
X-Originating-IP: [103.20.29.132]
X-MS-PublicTrafficType: Email
X-MS-Office365-Filtering-HT: Tenant
X-MS-Office365-Filtering-Correlation-Id: d242ec88-9e7a-4cad-e318-08d82fa1ddc8
X-MS-TrafficTypeDiagnostic: DM6PR04MB5131:
X-MS-Exchange-Transport-Forked: True
X-Microsoft-Antispam-PRVS: <DM6PR04MB513110BDF97A886AB34BEE788D770@DM6PR04MB5131.namprd04.prod.outlook.com>
WDCIPOUTBOUND: EOP-TRUE
X-MS-Oob-TLC-OOBClassifiers: OLM:5797;
X-MS-Exchange-SenderADCheck: 1
X-Microsoft-Antispam: BCL:0;
X-Microsoft-Antispam-Message-Info: r9ij1Wm0T080bCvRt/rZu8mNsX2UCs6wQVFcd0bhM6TFjX2OhYJc1QSI/4L6dLprS5vSrJIEL3Ral7O5HouZHTUS/q/F84ZwUSFUGwHj1G2fwANndcQfY1egGLGv9df0JkvW1+jk9rGT5sKT3XgBaSrek+oHySq+03hMX6fhtFPm5bK2CBIEEmpFHVsZX94VTbbMG1DJrdQo4UPmWq5kBkdlx02AEYrysAw7OMIg8voElMjm1G3tVoKafM8NEGHOjChMnW9ShSsZ+Fv8dhxC2J0RN6/LDl7X8vXID4LzJ+EhcnKMngADQjx95N4SsjpsG3sVmtiOQefA56J9gkxAkF9g4kwbeHCMZXQ7Plkt8EPtSbJK1HgsiVnO0oOJ+nfgCJKbiQI1cc/KoBO6hQ5+k5jeFL6EaIb6oc30dJlco4stl1xYOs+jr6u2omaULaZPvCbxYczdw3oRZ4ewiH9W3Q==
X-Forefront-Antispam-Report: CIP:255.255.255.255;CTRY:;LANG:en;SCL:1;SRV:;IPV:NLI;SFV:NSPM;H:DM6PR04MB6201.namprd04.prod.outlook.com;PTR:;CAT:NONE;SFTY:;SFS:(4636009)(136003)(366004)(346002)(396003)(39860400002)(376002)(7416002)(55016002)(186003)(478600001)(2616005)(52116002)(26005)(956004)(7696005)(110136005)(66476007)(44832011)(36756003)(66946007)(83380400001)(966005)(1076003)(316002)(54906003)(6666004)(4326008)(16526019)(5660300002)(8936002)(66556008)(2906002)(8676002)(8886007)(86362001)(473944003);DIR:OUT;SFP:1102;
X-MS-Exchange-AntiSpam-MessageData: laogGKup7+P39nX0H712R1qLBpB5hsBSorMKvRIebyJXBUL7KjSVCLrRws6QOQU2kq1m5yiSWm3zId8D4qe+ldyufYGwGVyk1+AbtjLPdWH7gRn9uXHQ+AxTNtZCeesPt5kTJUPvLlXaIKI893GfMkUEvw1HsKC2P5jO+MSLM69l5CfZ/NK95Z1Y7/bVpbuOG90DKRcP6tSFoiVnFPpbiSVpNytF8bBZMKjM5Pt5wotqIBSKoG8Ys70zGEhmvObmn7be0b8wHwZqAG9hgrPQ5sKFbYFGq+LIg94Y668nkMdpbPzvVe85uBpAnekIi7FTlDXg5+k/uHqHk/9ew8XqgqHd7E+1SWaXbwNntuUL0ASupUDa+K5jw+L7aAUSvwOyXTN2oTGpDt221VLXmwwO2a8+OS/FGy5vv6DB9YGnx4jvXvvvmcswsaMIVc8YMsBlG4JGQaLD/iDNvUjkyiqdDCbv+kA+gAkzWjIiA9DKgeU=
X-OriginatorOrg: wdc.com
X-MS-Exchange-CrossTenant-Network-Message-Id: d242ec88-9e7a-4cad-e318-08d82fa1ddc8
X-MS-Exchange-CrossTenant-AuthSource: DM6PR04MB6201.namprd04.prod.outlook.com
X-MS-Exchange-CrossTenant-AuthAs: Internal
X-MS-Exchange-CrossTenant-OriginalArrivalTime: 24 Jul 2020 07:19:13.1704
 (UTC)
X-MS-Exchange-CrossTenant-FromEntityHeader: Hosted
X-MS-Exchange-CrossTenant-Id: b61c8803-16f3-4c35-9b17-6f65f441df86
X-MS-Exchange-CrossTenant-MailboxType: HOSTED
X-MS-Exchange-CrossTenant-UserPrincipalName: L3Q2LC2EDiKdYXLGYm9Amq0/i7GxeMcNh+XQ/VDn2YdUw/K97dR2hzJng7AuKAX5dlmym0CokiLp7c2HmaYCSg==
X-MS-Exchange-Transport-CrossTenantHeadersStamped: DM6PR04MB5131
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

We add DT bindings documentation for CLINT device.

Signed-off-by: Anup Patel <anup.patel@wdc.com>
Reviewed-by: Palmer Dabbelt <palmerdabbelt@google.com>
Tested-by: Emil Renner Berhing <kernel@esmil.dk>
---
 .../bindings/timer/sifive,clint.yaml          | 60 +++++++++++++++++++
 1 file changed, 60 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/timer/sifive,clint.yaml

diff --git a/Documentation/devicetree/bindings/timer/sifive,clint.yaml b/Documentation/devicetree/bindings/timer/sifive,clint.yaml
new file mode 100644
index 000000000000..2a0e9cd9fbcf
--- /dev/null
+++ b/Documentation/devicetree/bindings/timer/sifive,clint.yaml
@@ -0,0 +1,60 @@
+# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
+%YAML 1.2
+---
+$id: http://devicetree.org/schemas/timer/sifive,clint.yaml#
+$schema: http://devicetree.org/meta-schemas/core.yaml#
+
+title: SiFive Core Local Interruptor
+
+maintainers:
+  - Palmer Dabbelt <palmer@dabbelt.com>
+  - Anup Patel <anup.patel@wdc.com>
+
+description:
+  SiFive (and other RISC-V) SOCs include an implementation of the SiFive
+  Core Local Interruptor (CLINT) for M-mode timer and M-mode inter-processor
+  interrupts. It directly connects to the timer and inter-processor interrupt
+  lines of various HARTs (or CPUs) so RISC-V per-HART (or per-CPU) local
+  interrupt controller is the parent interrupt controller for CLINT device.
+  The clock frequency of CLINT is specified via "timebase-frequency" DT
+  property of "/cpus" DT node. The "timebase-frequency" DT property is
+  described in Documentation/devicetree/bindings/riscv/cpus.yaml
+
+properties:
+  compatible:
+    items:
+      - const: sifive,fu540-c000-clint
+      - const: sifive,clint0
+
+    description:
+      Should be "sifive,<chip>-clint" and "sifive,clint<version>".
+      Supported compatible strings are -
+      "sifive,fu540-c000-clint" for the SiFive CLINT v0 as integrated
+      onto the SiFive FU540 chip, and "sifive,clint0" for the SiFive
+      CLINT v0 IP block with no chip integration tweaks.
+      Please refer to sifive-blocks-ip-versioning.txt for details
+
+  reg:
+    maxItems: 1
+
+  interrupts-extended:
+    minItems: 1
+
+additionalProperties: false
+
+required:
+  - compatible
+  - reg
+  - interrupts-extended
+
+examples:
+  - |
+    timer@2000000 {
+      compatible = "sifive,fu540-c000-clint", "sifive,clint0";
+      interrupts-extended = <&cpu1intc 3 &cpu1intc 7
+                             &cpu2intc 3 &cpu2intc 7
+                             &cpu3intc 3 &cpu3intc 7
+                             &cpu4intc 3 &cpu4intc 7>;
+       reg = <0x2000000 0x10000>;
+    };
+...
-- 
2.25.1