Received: by 2002:a25:e74b:0:0:0:0:0 with SMTP id e72csp2210065ybh; Fri, 24 Jul 2020 07:11:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzFrvI4go+0QVO+0CpC6UMWtL5ZqB8A5XVM9pXLT1qzwwukIJXUE46RvqKFN3KBuT6bljOC X-Received: by 2002:aa7:d04e:: with SMTP id n14mr9424742edo.161.1595599889533; Fri, 24 Jul 2020 07:11:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595599889; cv=none; d=google.com; s=arc-20160816; b=RfHAgTCgzshXNu33vlvzu0d97S3rNc5yFnrKjD5Q1yYPuxBqAr/ygpS1MmeeUG+YfG XX7eksEOVFUHyL4Z/dAw1JUlj5sb7MRyff1U0uzIsuZlfSxQWw9aXaJ85VVgP++KLO6Q I6zo6h4kcrznvXRhIHxIXA2lQdExS+Y6J4qVm3DOml9qLFmAHnumAt+cU4M+J5mYUi9h StzxkvocOpT3EWXXUc5fASQ5AL1lAecLNYHmmSLUbXQYxXXyPXMSKlebfeK3RQOs6cB9 sXym2XBjtNn9F5gg+kqX9VualrLI8Dn9TICAr5apo3n/2KKFVJ6Pi67yOtgVsQGJr7Vy xPeQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :content-language:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject:dkim-signature; bh=oPLIlCfc70Qlc5XX07VBDQthbWP5GzGhSyFC84buhe0=; b=YNFScnFs8cDr8ykAraD5YhSYxPnWqmLDFNZQKdbLFJVwQnFyWhAlhpldiq3r9dK+I1 +TS9lY/gCLS1ArP0h608vWjOONqGQ6CJb0RGMOLY6+KgSSpaNnFzd4FUhWH7YlpnMEzA R5s+5cXnGL57iTczBAZTiAoo/hdwDtd8Igt0kltUu+ppL0Xcrz7n4BiRacYeQmaJFAHA 8ch/rs/CruS8L5IpEc7upZiTPKbNMqUUV8CvbKnNhkH2dHIdOswokOgYOa70OMYx4r2q bfzWP949Xh1/CsVnHMZJJNyUOFikdJv6EhmTbNlLy8A51H4dq/63OTl4DVJFiS/RB/K4 6Eqg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RUPYiNko; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id c12si585194edy.152.2020.07.24.07.11.06; Fri, 24 Jul 2020 07:11:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=RUPYiNko; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726926AbgGXOKQ (ORCPT + 99 others); Fri, 24 Jul 2020 10:10:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:43956 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726891AbgGXOKP (ORCPT ); Fri, 24 Jul 2020 10:10:15 -0400 Received: from mail-wm1-x342.google.com (mail-wm1-x342.google.com [IPv6:2a00:1450:4864:20::342]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8CD7CC0619E6 for ; Fri, 24 Jul 2020 07:10:14 -0700 (PDT) Received: by mail-wm1-x342.google.com with SMTP id p14so7721507wmg.1 for ; Fri, 24 Jul 2020 07:10:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=subject:to:cc:references:from:message-id:date:user-agent :mime-version:in-reply-to:content-language:content-transfer-encoding; bh=oPLIlCfc70Qlc5XX07VBDQthbWP5GzGhSyFC84buhe0=; b=RUPYiNkoD9/fvOChPJy6VZ5o+bNPXpv0KPwl9rtBPktcYYeZ5ZUVjUVTaEd67e7NRR W08X3kLsvJCFPlfhGnpTVqkJNHPH4d/zGjX2ZyzF/dyvdMlGfV2Ec67w5SaIENFjAVqy evUtDPnk52Cqzgrac7jKE3IM1Yvnm8o3NnbB4bG+JzTNYN3gnOAu7uoRnmVt+Xp6vzN8 ju6tGl7g6ZpmhQ8OltJAomK6SRjQhO/tG8QAzmrK9J1pxPFkVSMjP2UX2c2nZdYgRz+o xtwSgzXrp4LvQ5aIrudAYH+aATM4bsybIbSje22Al+V72pv5PnrrrQKHyXdF4UVV7CYd J5Tg== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:subject:to:cc:references:from:message-id:date :user-agent:mime-version:in-reply-to:content-language :content-transfer-encoding; bh=oPLIlCfc70Qlc5XX07VBDQthbWP5GzGhSyFC84buhe0=; b=fOJhopr6eNCP13O657fRlkXGJnMm/urlE1NmWu9hlYYtWnUDOjMyC0NYrjlnUS5Ac0 7rXBHkqJvXxA/RLK30CMhZtV07t50zv2vouy1+nJmqMJ1WdZU/4BkMKL97TiGPE92/ES doD9JwU6hUcPUWxhuZ7trb5o5fUHqfnVkM02PQvmypTreTXcFnKi/1a7laLR5Y4qGVCD 0CfzjbFXKC9/9W8n6ODNo/p1AMqFiuZ+ILvNP0I0Y3bHC6m8NEwzoCdxFSjfcTZAjoze 97YLCmNPY8OtuyWkFR33tuKxGGG/8VWYPOnvlL9exAUVYgugNKECxMnUGFscuDVf5GQ0 nfqw== X-Gm-Message-State: AOAM5334K0Zun24LqYpiiMvyVCzneAJxvQ9xMgfJPM7nMZx/LIpd3XnE L5WH0pJC6x10swLNQHacJbgWGA== X-Received: by 2002:a05:600c:21ca:: with SMTP id x10mr8790738wmj.63.1595599813106; Fri, 24 Jul 2020 07:10:13 -0700 (PDT) Received: from [192.168.1.7] ([195.24.90.54]) by smtp.googlemail.com with ESMTPSA id b18sm1480475wrs.46.2020.07.24.07.10.10 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128); Fri, 24 Jul 2020 07:10:12 -0700 (PDT) Subject: Re: [PATCH v4 4/5] arm64: dts: sdm845: Add OPP tables and power-domains for venus To: Rajendra Nayak , robh+dt@kernel.org, agross@kernel.org, bjorn.andersson@linaro.org Cc: linux-arm-msm@vger.kernel.org, linux-media@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, mka@chromium.org References: <1595503612-2901-1-git-send-email-rnayak@codeaurora.org> <1595503612-2901-5-git-send-email-rnayak@codeaurora.org> From: Stanimir Varbanov Message-ID: <94581989-e069-55e5-6b70-919185eda33e@linaro.org> Date: Fri, 24 Jul 2020 17:09:48 +0300 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: Content-Type: text/plain; charset=utf-8 Content-Language: en-US Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi, On 7/23/20 9:06 PM, Stanimir Varbanov wrote: > Hi Rajendra, > > After applying 2,3 and 4/5 patches on linaro-integration v5.8-rc2 I see > below messages on db845: > > qcom-venus aa00000.video-codec: dev_pm_opp_set_rate: failed to find > current OPP for freq 533000097 (-34) > > ^^^ This one is new. > > qcom_rpmh TCS Busy, retrying RPMH message send: addr=0x30000 > > ^^^ and this message is annoying, can we make it pr_debug in rpmh? > > On 7/23/20 2:26 PM, Rajendra Nayak wrote: >> Add the OPP tables in order to be able to vote on the performance state of >> a power-domain. >> >> Signed-off-by: Rajendra Nayak >> --- >> arch/arm64/boot/dts/qcom/sdm845.dtsi | 40 ++++++++++++++++++++++++++++++++++-- >> 1 file changed, 38 insertions(+), 2 deletions(-) >> >> diff --git a/arch/arm64/boot/dts/qcom/sdm845.dtsi b/arch/arm64/boot/dts/qcom/sdm845.dtsi >> index e506793..5ca2265 100644 >> --- a/arch/arm64/boot/dts/qcom/sdm845.dtsi >> +++ b/arch/arm64/boot/dts/qcom/sdm845.dtsi >> @@ -3631,8 +3631,10 @@ >> interrupts = ; >> power-domains = <&videocc VENUS_GDSC>, >> <&videocc VCODEC0_GDSC>, >> - <&videocc VCODEC1_GDSC>; >> - power-domain-names = "venus", "vcodec0", "vcodec1"; >> + <&videocc VCODEC1_GDSC>, >> + <&rpmhpd SDM845_CX>; >> + power-domain-names = "venus", "vcodec0", "vcodec1", "cx"; >> + operating-points-v2 = <&venus_opp_table>; >> clocks = <&videocc VIDEO_CC_VENUS_CTL_CORE_CLK>, >> <&videocc VIDEO_CC_VENUS_AHB_CLK>, >> <&videocc VIDEO_CC_VENUS_CTL_AXI_CLK>, >> @@ -3654,6 +3656,40 @@ >> video-core1 { >> compatible = "venus-encoder"; >> }; >> + >> + venus_opp_table: venus-opp-table { >> + compatible = "operating-points-v2"; >> + >> + opp-100000000 { >> + opp-hz = /bits/ 64 <100000000>; >> + required-opps = <&rpmhpd_opp_min_svs>; >> + }; >> + >> + opp-200000000 { >> + opp-hz = /bits/ 64 <200000000>; >> + required-opps = <&rpmhpd_opp_low_svs>; >> + }; >> + >> + opp-320000000 { >> + opp-hz = /bits/ 64 <320000000>; >> + required-opps = <&rpmhpd_opp_svs>; >> + }; >> + >> + opp-380000000 { >> + opp-hz = /bits/ 64 <380000000>; >> + required-opps = <&rpmhpd_opp_svs_l1>; >> + }; >> + >> + opp-444000000 { >> + opp-hz = /bits/ 64 <444000000>; >> + required-opps = <&rpmhpd_opp_nom>; >> + }; >> + >> + opp-533000000 { >> + opp-hz = /bits/ 64 <533000000>; Actually it comes from videocc, where ftbl_video_cc_venus_clk_src defines 533000000 but the real calculated freq is 533000097. If I change to opp-hz = /bits/ 64 <533000097> the error disappear. I guess we have to revisit m/n and/or pre-divider for this freq when the source pll is P_VIDEO_PLL0_OUT_MAIN PLL? >> + required-opps = <&rpmhpd_opp_turbo>; >> + }; >> + }; >> }; >> >> videocc: clock-controller@ab00000 { >> > -- regards, Stan