Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp274889ybg; Sun, 26 Jul 2020 04:15:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzVfJYKjVnU66kuvyT1LbpjBweF2JYdBikeYEFBW+6A0KTQEUuMwOdBmdmPZhWhQsy03Rii X-Received: by 2002:aa7:cf94:: with SMTP id z20mr17235311edx.82.1595762103397; Sun, 26 Jul 2020 04:15:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595762103; cv=none; d=google.com; s=arc-20160816; b=KiFiEnp0EHmX7DjrgtV0sFIS7kcXCPPHnF4hnxS5DbAf3Y//sGcN9MMbxXM9jL09Fx bqXQK9UZ3EgEqdkTqWUKDMSELzHsRczM1ocI96/G3jpmdpDABuusepXxkOLZ0HwikEAa zrSPirM6D8avr4ljyJnzn1lt1OsaFj8WCAEg54quWD3yl5kRYxSHcyk3ADDwYD5MckFX Y2wE8D3yS6Td6cx5Sx2IYfqQ4Eg8aQVI6Kt9WAGfurFdHYlAD1D3Ahx988AYTNmS2UzS SKcT0AMxHMcpTArwiUUV+etRfB0+eAQOycyedKN0kGxVxy7jHStYP5BILUm1Cmcu1VVC owAA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=kblxKnxinnz+/M7vUiTqrcSx1B8yJRoEQmLOic6ozMk=; b=HyDGyw64/v4GMYRQhZ4eoUt1sX7dYP1KBXdczGqICCEK28WZDulkaDvCFRh7fK+IT9 O/ns6m8oeAeCG/l6/SmW7ZvrEM/dhtt7pj75J/td3D4VykFIglQ9Vb632SqxOxp5w4B3 t2HcQJc7Q5iiP96mdgWLyKzqm6CirC5PQn9qQTOeSp+88JfVip3ICrAMpWO89vHiHCYJ yPfCfssLjG9D2pI/mno6x1UUzoQcynw8UsMubwRnEXSAPrt/r217eDA/oUoEXQt4NYVf b/NX7qpmb6glOZNEH2P50ZtwopJWx/D9hYTXqtr8LJOytCTsDx2LW5NmzsfFVmTW4e6L QBpw== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=WW5fOTnM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id h23si3717530edv.18.2020.07.26.04.14.41; Sun, 26 Jul 2020 04:15:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=WW5fOTnM; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728078AbgGZLOA (ORCPT + 99 others); Sun, 26 Jul 2020 07:14:00 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:40192 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725794AbgGZLN7 (ORCPT ); Sun, 26 Jul 2020 07:13:59 -0400 Received: from mail-ed1-x542.google.com (mail-ed1-x542.google.com [IPv6:2a00:1450:4864:20::542]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 86183C0619D2; Sun, 26 Jul 2020 04:13:59 -0700 (PDT) Received: by mail-ed1-x542.google.com with SMTP id n2so10079644edr.5; Sun, 26 Jul 2020 04:13:59 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=kblxKnxinnz+/M7vUiTqrcSx1B8yJRoEQmLOic6ozMk=; b=WW5fOTnM8Sb/6XwqIAEb27IZfAR1oQnnp0fHyVrgofmjA3fYt80WX3Wn6+IFfpfb0z tYsYYFFUdphAsqgGeU7ZR/x35oey0J/AsowhWuFqgN52xrZY0rPY517PJuhnR7V+EGO7 RUThcesCCqlZJzRNecLPZRmUAnugmKsi4s208jNdk7TutMUxDg3D6t4AY02pgBF4QbcW jy+22HWWUejEGkGcJGWHmiHRjaf3FYn6p65o4dCCs8kxccm9sMmo0uM8u7hR/N1yjnUQ gXrlLl8fXheqRk6DR/Vo9vAwH5RYD1kMWBc4/AEJnN3oCUYt+UJadF+ajaX72aDElbdY 7Dnw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=kblxKnxinnz+/M7vUiTqrcSx1B8yJRoEQmLOic6ozMk=; b=jrmuVO3vaX0wpGwAFpX/bNVnH+i6vfM8PSuVresG2AsmnOtU6gxBkfAaGSPPmAH8uP z9EeXjdS6PwtNYSvdUhiTiWrwYK2yoUUcVvwfk3r93NK7tjILtNlH0JAp57nwXdUqIM1 RsVEkAEAdx1Oau0A3RaW8xkingrPDw/zQg6FWGDxf7P/9oyZv7AXtj1cjyZDqK2iLN9r SgYtJnKbWr0SQAqzUBz5S5AnAdcMaCms5ZaXwS07HPBl6PuP3TAQBad3VSpW09C8cnKQ Dn/aFXW/rQRCDH1i8CDPV+zRHrf7oyKRIc1FipXz+uKlaGiwSkQ9KCZZevF//CXp04Yl 4U0A== X-Gm-Message-State: AOAM530qCMIZssqmjh/+EsO8YUeckc6mjx5KcHov+/keKfPR23fcjl1s G5o9bspHLn9Ads2zGqH0YEY= X-Received: by 2002:a05:6402:b6c:: with SMTP id cb12mr16949597edb.116.1595762038257; Sun, 26 Jul 2020 04:13:58 -0700 (PDT) Received: from localhost.localdomain (abad207.neoplus.adsl.tpnet.pl. [83.6.167.207]) by smtp.googlemail.com with ESMTPSA id d23sm4696253ejj.74.2020.07.26.04.13.55 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Sun, 26 Jul 2020 04:13:57 -0700 (PDT) From: Konrad Dybcio To: konradybcio@gmail.com Cc: martin.botka1@gmail.com, Rob Clark , Sean Paul , David Airlie , Daniel Vetter , Rob Herring , Andy Gross , Bjorn Andersson , Kishon Vijay Abraham I , Vinod Koul , Greg Kroah-Hartman , Michael Turquette , Stephen Boyd , Felipe Balbi , Jordan Crouse , zhengbin , Jeffrey Hugo , AngeloGioacchino Del Regno , Ben Dooks , Krzysztof Wilczynski , Harigovindan P , Brian Masney , Sam Ravnborg , Xiaozhe Shi , Manu Gautam , linux-arm-msm@vger.kernel.org, dri-devel@lists.freedesktop.org, freedreno@lists.freedesktop.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-usb@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH 4/9] drm/msm/dsi: Add phy configuration for SDM630/636/660 Date: Sun, 26 Jul 2020 13:12:01 +0200 Message-Id: <20200726111215.22361-5-konradybcio@gmail.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200726111215.22361-1-konradybcio@gmail.com> References: <20200726111215.22361-1-konradybcio@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org These SoCs make use of the 14nm phy, but at different addresses than other 14nm units. Signed-off-by: Konrad Dybcio --- .../devicetree/bindings/display/msm/dsi.txt | 1 + drivers/gpu/drm/msm/dsi/phy/dsi_phy.c | 2 ++ drivers/gpu/drm/msm/dsi/phy/dsi_phy.h | 1 + drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c | 18 ++++++++++++++++++ 4 files changed, 22 insertions(+) diff --git a/Documentation/devicetree/bindings/display/msm/dsi.txt b/Documentation/devicetree/bindings/display/msm/dsi.txt index af95586c898f..7884fd7a85c1 100644 --- a/Documentation/devicetree/bindings/display/msm/dsi.txt +++ b/Documentation/devicetree/bindings/display/msm/dsi.txt @@ -87,6 +87,7 @@ Required properties: * "qcom,dsi-phy-20nm" * "qcom,dsi-phy-28nm-8960" * "qcom,dsi-phy-14nm" + * "qcom,dsi-phy-14nm-660" * "qcom,dsi-phy-10nm" * "qcom,dsi-phy-10nm-8998" - reg: Physical base address and length of the registers of PLL, PHY. Some diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c index f509ebd77500..009f5b843dd1 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.c @@ -499,6 +499,8 @@ static const struct of_device_id dsi_phy_dt_match[] = { #ifdef CONFIG_DRM_MSM_DSI_14NM_PHY { .compatible = "qcom,dsi-phy-14nm", .data = &dsi_phy_14nm_cfgs }, + { .compatible = "qcom,dsi-phy-14nm-660", + .data = &dsi_phy_14nm_660_cfgs }, #endif #ifdef CONFIG_DRM_MSM_DSI_10NM_PHY { .compatible = "qcom,dsi-phy-10nm", diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h index 24b294ed3059..ef8672d7b123 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy.h @@ -45,6 +45,7 @@ extern const struct msm_dsi_phy_cfg dsi_phy_28nm_lp_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_20nm_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_28nm_8960_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_14nm_cfgs; +extern const struct msm_dsi_phy_cfg dsi_phy_14nm_660_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_10nm_cfgs; extern const struct msm_dsi_phy_cfg dsi_phy_10nm_8998_cfgs; diff --git a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c index 1594f1422372..519400501bcd 100644 --- a/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c +++ b/drivers/gpu/drm/msm/dsi/phy/dsi_phy_14nm.c @@ -161,3 +161,21 @@ const struct msm_dsi_phy_cfg dsi_phy_14nm_cfgs = { .io_start = { 0x994400, 0x996400 }, .num_dsi_phy = 2, }; + +const struct msm_dsi_phy_cfg dsi_phy_14nm_660_cfgs = { + .type = MSM_DSI_PHY_14NM, + .src_pll_truthtable = { {false, false}, {true, false} }, + .reg_cfg = { + .num = 1, + .regs = { + {"vcca", 17000, 32}, + }, + }, + .ops = { + .enable = dsi_14nm_phy_enable, + .disable = dsi_14nm_phy_disable, + .init = dsi_14nm_phy_init, + }, + .io_start = { 0xc994400, 0xc996000 }, + .num_dsi_phy = 2, +}; -- 2.27.0