Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp874285ybg; Mon, 27 Jul 2020 01:45:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyHITGbFDmGgBbXfYbGBSoq0lHb9Rfxiz0eJH18D+12UnQ6THkKw5qgiAqKPsCmXx4ovgV9 X-Received: by 2002:a17:906:a24a:: with SMTP id bi10mr19728695ejb.227.1595839511089; Mon, 27 Jul 2020 01:45:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595839511; cv=none; d=google.com; s=arc-20160816; b=VOffaWCwKV3v+O/nK69YkQANuLFX3Qyu0cqNJWQSvnL34w4nKw1PmDFoE1J2/6oNiD zzzgUjg0ejUYw5VFS3q+SZPGrJLDaDoudimsl/fxIE68jsNOaM/Bd8NgZynA6s2O+YrC 37mrwZTsaYZl1hIyGkW1ehoktqKWr7UNJCzepVzW97Sne/hlPOnqa/2VT5hrcRYk1w6x o8lktWdJwKVpmnL3Kwx91sf731HCPf5vXXZnseG2AzUxFOeUAni+Q0N5H9wLYgJIi61z 96IFUJqOqebJUAsHzIJ4nPuP9tLdsRwKyhhFVwSR10QGyPsTQMroNHOkAQFtILiHgFl0 VbFg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :ironport-sdr:dkim-signature; bh=N1GhOimii/PXGrC5EoOpy8K46e0HZV3fT5k8I3YcyJc=; b=KFdiYyK/7PpAejKmo/HrhJaOvxyWnK8gi0erLnI9w++hwzN3XFJFAN2g1fsaZM0Yy/ P+pkrlxL4hvAUk024QTvybloSUa15wBNFS6txXVjopRxiJPAN84tsTXmzPE/EezMYcaL d3glWI3OWZq0CddvhGQDV0I6VK27T2Egm8y/txZLD51el1gQc09WGxmcjm3amy9fKaqh OD95bOuAybzP/cS28dZZmsco5Ur7gDfwG3BXsuWnS0QGDn1qkZa0GsOKdNd4S8a1x+eb Z1t5ntTyY7bvbb30d6KgS75vVl5DBajWLhNas++AuEwwUBSe9sDxEv2FWeh2zhFQzTf3 P4ww== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=fAeM8Q6x; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id qp2si5431928ejb.598.2020.07.27.01.44.49; Mon, 27 Jul 2020 01:45:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@microchip.com header.s=mchp header.b=fAeM8Q6x; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=microchip.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727112AbgG0Imw (ORCPT + 99 others); Mon, 27 Jul 2020 04:42:52 -0400 Received: from esa3.microchip.iphmx.com ([68.232.153.233]:48576 "EHLO esa3.microchip.iphmx.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727053AbgG0Imr (ORCPT ); Mon, 27 Jul 2020 04:42:47 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=simple/simple; d=microchip.com; i=@microchip.com; q=dns/txt; s=mchp; t=1595839367; x=1627375367; h=from:to:cc:subject:date:message-id:in-reply-to: references:mime-version:content-transfer-encoding; bh=5MLPYjoTsh+TV8uVlGQyI3alO8753yChgHddi7BhCF8=; b=fAeM8Q6xl8SES3TRL4vyHLyyTHxj6SeYA2+VvCs59NW5OXVUNYj2mCNF /x1qEmIa75xepbEKiJqUpZKv9ZWjM2pDALMvOf7gdVI+9gIkkg6ziwgTl HR+rZrMltLwj1uDSz8s74p9tn2664z471A/hxCWQFS8yIqI4x+s7srrDi SGHm9NcZweAlNiuI0+ynf816k6Uzigg1Xt+t4yNDyYhmmwSgVwO42U2M7 rocvX+6/FTbLs5gKSaEuHLltO17yky8d85QdxhkkM6IqOJRe/58DOa/pS ++8Xdl7RVeZfcRdYoweoLEbjy/YbZICDM1B5qS1AOt5iHT9yssvcz6wK1 w==; IronPort-SDR: gw4bQ4piImdVZxzMe0uD+Vv822Zj4ziUfjOp1qw6OWY3QTeN/BC2CtsunB0XtcpKbFiODd4L67 epzktl0eKfRqz3LWalqn69fIRUpphexjT3X2LiK3HfNKYHiESaAl82I0P4lMhsW2q1BcBL65o0 4aHjcsirqcwAbdI1Al3RJe/WB1hM66Bls4gMkKr2OyKiHpqqnyhPS2l7vBMmcp6PPrxkDUOSFW y49jlKL7mPrfnIP7x6zg5pnIxqOr5HaAqBlwH95p9UWOwg0uRmnwkjA3yHAeMEGZhsRZHwKVU+ iJ0= X-IronPort-AV: E=Sophos;i="5.75,402,1589266800"; d="scan'208";a="85470448" Received: from smtpout.microchip.com (HELO email.microchip.com) ([198.175.253.82]) by esa3.microchip.iphmx.com with ESMTP/TLS/AES256-SHA256; 27 Jul 2020 01:42:46 -0700 Received: from chn-vm-ex04.mchp-main.com (10.10.85.152) by chn-vm-ex02.mchp-main.com (10.10.85.144) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_128_GCM_SHA256) id 15.1.1979.3; Mon, 27 Jul 2020 01:42:00 -0700 Received: from soft-dev15.microsemi.net (10.10.115.15) by chn-vm-ex04.mchp-main.com (10.10.85.152) with Microsoft SMTP Server id 15.1.1979.3 via Frontend Transport; Mon, 27 Jul 2020 01:42:42 -0700 From: Lars Povlsen To: SoC Team , Arnd Bergmann , Stephen Boyd , Linus Walleij CC: Lars Povlsen , Steen Hegelund , Microchip Linux Driver Support , Olof Johansson , "Michael Turquette" , , , , , , Alexandre Belloni , Rob Herring Subject: [PATCH v4 07/10] dt-bindings: clock: sparx5: Add bindings include file Date: Mon, 27 Jul 2020 10:42:08 +0200 Message-ID: <20200727084211.6632-8-lars.povlsen@microchip.com> X-Mailer: git-send-email 2.27.0 In-Reply-To: <20200727084211.6632-1-lars.povlsen@microchip.com> References: <20200727084211.6632-1-lars.povlsen@microchip.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Content-Type: text/plain Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The Sparx5 support 9 different clock outputs. This include file has defines for each supported clock ordinal. Signed-off-by: Lars Povlsen Reviewed-by: Stephen Boyd Reviewed-by: Rob Herring --- include/dt-bindings/clock/microchip,sparx5.h | 23 ++++++++++++++++++++ 1 file changed, 23 insertions(+) create mode 100644 include/dt-bindings/clock/microchip,sparx5.h diff --git a/include/dt-bindings/clock/microchip,sparx5.h b/include/dt-bindings/clock/microchip,sparx5.h new file mode 100644 index 0000000000000..4b04dabacec2c --- /dev/null +++ b/include/dt-bindings/clock/microchip,sparx5.h @@ -0,0 +1,23 @@ +/* SPDX-License-Identifier: GPL-2.0-only */ +/* + * Copyright (c) 2019 Microchip Inc. + * + * Author: Lars Povlsen + */ + +#ifndef _DT_BINDINGS_CLK_SPARX5_H +#define _DT_BINDINGS_CLK_SPARX5_H + +#define CLK_ID_CORE 0 +#define CLK_ID_DDR 1 +#define CLK_ID_CPU2 2 +#define CLK_ID_ARM2 3 +#define CLK_ID_AUX1 4 +#define CLK_ID_AUX2 5 +#define CLK_ID_AUX3 6 +#define CLK_ID_AUX4 7 +#define CLK_ID_SYNCE 8 + +#define N_CLOCKS 9 + +#endif -- 2.27.0