Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp1299644ybg; Mon, 27 Jul 2020 13:10:51 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz0Bv8CczuS7z7GH0BlHATyqQOdGyRE0gYeSiR+EX0YxhG5Ep/uuxs5SYAvBpiEC1sS62cZ X-Received: by 2002:a50:935a:: with SMTP id n26mr9859093eda.107.1595880651171; Mon, 27 Jul 2020 13:10:51 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595880651; cv=none; d=google.com; s=arc-20160816; b=Vfjl2wVM+VXMZ2ZmmBPHRyU0YrD8n7hVF1o92xH1edRA5K3zmWg0umFZc+vM+SeKvv DBNjIK/Dkwh1CBOD03+ULYMbRO7S/mYVGd2dDT/LTUu8epWVHZ3XnkTLXPZijh49HELa tjXa9goReNXKSzuWEbKS6tFeY4kIh8O+NtldIud+2XdqB0UGC7lcDZV8FGFFOUxils5X qHi50fBgBzUJLKQbuuXRwyJT5Z8lZNioO4ZQ0jL0OnGwd1nCztxW7l8D6z9wEq7HqVeo UMFxhquBBhDLJhzo9T7GjXEzLJl1yqFJG8HqtLJF4vzI7I8rY27/ejGBPjphxam3jY69 FRTw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=IuWf5Yt24efJiqaoZZVxiOKj+ZYUMBigz6AqI29GvjQ=; b=WUEZkKaqs0vmbeHdOtOBvXDD0C/s5khglfWkB2xtuheFuVWoosiv7yo0L6Ak8SIRan DEESggByh5uc68B4t4dv3IEPnsuGFgBrUynhpjSlaLkwt2bwmECC3vnLXavSYveKYeGa dV0njHHC4UFZIceTER3qPM0yo6qGmG0NVe/iXo2gAET/jD3KmdSBNblV6EMzO7lIhLys mUjXkodYbfOCR1kLWtsneL7/wTGkoOoUbnax3EcSa2PVm4BRPKoM2PfHbwoiyhUagoT4 Xfht2rEGkTdBriFu+E7iGuGbli5SGrLH2cLNDPV0GFghoWnzYBp79YhuA5Ypo2bD354u fA3A== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id q6si6184224eja.511.2020.07.27.13.10.28; Mon, 27 Jul 2020 13:10:51 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728660AbgG0UKH (ORCPT + 99 others); Mon, 27 Jul 2020 16:10:07 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:35088 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728340AbgG0UKH (ORCPT ); Mon, 27 Jul 2020 16:10:07 -0400 Received: from metis.ext.pengutronix.de (metis.ext.pengutronix.de [IPv6:2001:67c:670:201:290:27ff:fe1d:cc33]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id EFAA8C061794 for ; Mon, 27 Jul 2020 13:10:06 -0700 (PDT) Received: from pty.hi.pengutronix.de ([2001:67c:670:100:1d::c5]) by metis.ext.pengutronix.de with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256) (Exim 4.92) (envelope-from ) id 1k09Rb-00052C-N7; Mon, 27 Jul 2020 22:09:55 +0200 Received: from ukl by pty.hi.pengutronix.de with local (Exim 4.89) (envelope-from ) id 1k09Ra-0001xE-Ng; Mon, 27 Jul 2020 22:09:54 +0200 Date: Mon, 27 Jul 2020 22:09:54 +0200 From: Uwe =?utf-8?Q?Kleine-K=C3=B6nig?= To: Martin Botka Cc: Fenglin Wu , Jacek Anaszewski , Pavel Machek , Dan Murphy , Rob Herring , Thierry Reding , Lee Jones , linux-leds@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-pwm@vger.kernel.org Subject: Re: [PATCH RFC 3/6] pwm: pwm-qti-lpg: Add PWM driver for QTI LPG module Message-ID: <20200727200954.pzw6swdboa65474i@pengutronix.de> References: <20200724213659.273599-1-martin.botka1@gmail.com> <20200724213659.273599-4-martin.botka1@gmail.com> MIME-Version: 1.0 Content-Type: multipart/signed; micalg=pgp-sha512; protocol="application/pgp-signature"; boundary="bzzvu3tkxim2youv" Content-Disposition: inline In-Reply-To: <20200724213659.273599-4-martin.botka1@gmail.com> X-SA-Exim-Connect-IP: 2001:67c:670:100:1d::c5 X-SA-Exim-Mail-From: ukl@pengutronix.de X-SA-Exim-Scanned: No (on metis.ext.pengutronix.de); SAEximRunCond expanded to false X-PTX-Original-Recipient: linux-kernel@vger.kernel.org Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org --bzzvu3tkxim2youv Content-Type: text/plain; charset=iso-8859-1 Content-Disposition: inline Content-Transfer-Encoding: quoted-printable On Fri, Jul 24, 2020 at 11:36:53PM +0200, Martin Botka wrote: > From: Fenglin Wu >=20 > Add pwm_chip to support QTI LPG module and export LPG channels as > PWM devices for consumer drivers' usage. >=20 > Signed-off-by: Fenglin Wu > [martin.botka1@gmail.com: Fast-forward the driver from kernel 4.14 to 5.8] > Signed-off-by: Martin Botka > --- > drivers/pwm/Kconfig | 10 + > drivers/pwm/Makefile | 1 + > drivers/pwm/pwm-qti-lpg.c | 1284 +++++++++++++++++++++++++++++++++++++ > 3 files changed, 1295 insertions(+) > create mode 100644 drivers/pwm/pwm-qti-lpg.c >=20 > diff --git a/drivers/pwm/Kconfig b/drivers/pwm/Kconfig > index cb8d739067d2..8a52d6884a9a 100644 > --- a/drivers/pwm/Kconfig > +++ b/drivers/pwm/Kconfig > @@ -399,6 +399,16 @@ config PWM_RCAR > To compile this driver as a module, choose M here: the module > will be called pwm-rcar. > =20 > +config PWM_QTI_LPG > + tristate "Qualcomm Technologies, Inc. LPG driver" > + depends on MFD_SPMI_PMIC && OF > + help > + This driver supports the LPG (Light Pulse Generator) module found in > + Qualcomm Technologies, Inc. PMIC chips. Each LPG channel can be > + configured to operate in PWM mode to output a fixed amplitude with > + variable duty cycle or in LUT (Look up table) mode to output PWM > + signal with a modulated amplitude. > + > config PWM_RENESAS_TPU > tristate "Renesas TPU PWM support" > depends on ARCH_RENESAS || COMPILE_TEST > diff --git a/drivers/pwm/Makefile b/drivers/pwm/Makefile > index a59c710e98c7..3555a6aa3f33 100644 > --- a/drivers/pwm/Makefile > +++ b/drivers/pwm/Makefile > @@ -37,6 +37,7 @@ obj-$(CONFIG_PWM_PCA9685) +=3D pwm-pca9685.o > obj-$(CONFIG_PWM_PUV3) +=3D pwm-puv3.o > obj-$(CONFIG_PWM_PXA) +=3D pwm-pxa.o > obj-$(CONFIG_PWM_RCAR) +=3D pwm-rcar.o > +obj-$(CONFIG_PWM_QTI_LPG) +=3D pwm-qti-lpg.o Please keep this list alphabetically sorted. > obj-$(CONFIG_PWM_RENESAS_TPU) +=3D pwm-renesas-tpu.o > obj-$(CONFIG_PWM_ROCKCHIP) +=3D pwm-rockchip.o > obj-$(CONFIG_PWM_SAMSUNG) +=3D pwm-samsung.o > diff --git a/drivers/pwm/pwm-qti-lpg.c b/drivers/pwm/pwm-qti-lpg.c > new file mode 100644 > index 000000000000..d24c3b3a3d8c > --- /dev/null > +++ b/drivers/pwm/pwm-qti-lpg.c > @@ -0,0 +1,1284 @@ > +// SPDX-License-Identifier: GPL-2.0-only > +/* > + * Copyright (c) 2020, The Linux Foundation. All rights reserved. > + */ > + > +#define pr_fmt(fmt) "%s: " fmt, __func__ This smells like debug stuff. Please drop this. > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > +#include > + > +#define REG_SIZE_PER_LPG 0x100 > +#define LPG_BASE "lpg-base" > +#define LUT_BASE "lut-base" > + > +/* LPG module registers */ > +#define REG_LPG_PERPH_SUBTYPE 0x05 > +#define REG_LPG_PATTERN_CONFIG 0x40 > +#define REG_LPG_PWM_SIZE_CLK 0x41 > +#define REG_LPG_PWM_FREQ_PREDIV_CLK 0x42 > +#define REG_LPG_PWM_TYPE_CONFIG 0x43 > +#define REG_LPG_PWM_VALUE_LSB 0x44 > +#define REG_LPG_PWM_VALUE_MSB 0x45 > +#define REG_LPG_ENABLE_CONTROL 0x46 > +#define REG_LPG_PWM_SYNC 0x47 > +#define REG_LPG_RAMP_STEP_DURATION_LSB 0x50 > +#define REG_LPG_RAMP_STEP_DURATION_MSB 0x51 > +#define REG_LPG_PAUSE_HI_MULTIPLIER 0x52 > +#define REG_LPG_PAUSE_LO_MULTIPLIER 0x54 > +#define REG_LPG_HI_INDEX 0x56 > +#define REG_LPG_LO_INDEX 0x57 > + > +/* REG_LPG_PATTERN_CONFIG */ > +#define LPG_PATTERN_EN_PAUSE_LO BIT(0) > +#define LPG_PATTERN_EN_PAUSE_HI BIT(1) > +#define LPG_PATTERN_RAMP_TOGGLE BIT(2) > +#define LPG_PATTERN_REPEAT BIT(3) > +#define LPG_PATTERN_RAMP_LO_TO_HI BIT(4) > + > +/* REG_LPG_PERPH_SUBTYPE */ > +#define SUBTYPE_PWM 0x0b > +#define SUBTYPE_LPG_LITE 0x11 > + > +/* REG_LPG_PWM_SIZE_CLK */ > +#define LPG_PWM_SIZE_LPG_MASK BIT(4) > +#define LPG_PWM_SIZE_PWM_MASK BIT(2) > +#define LPG_PWM_SIZE_LPG_SHIFT 4 > +#define LPG_PWM_SIZE_PWM_SHIFT 2 > +#define LPG_PWM_CLK_FREQ_SEL_MASK GENMASK(1, 0) > + > +/* REG_LPG_PWM_FREQ_PREDIV_CLK */ > +#define LPG_PWM_FREQ_PREDIV_MASK GENMASK(6, 5) > +#define LPG_PWM_FREQ_PREDIV_SHIFT 5 > +#define LPG_PWM_FREQ_EXPONENT_MASK GENMASK(2, 0) > + > +/* REG_LPG_PWM_TYPE_CONFIG */ > +#define LPG_PWM_EN_GLITCH_REMOVAL_MASK BIT(5) > + > +/* REG_LPG_PWM_VALUE_LSB */ > +#define LPG_PWM_VALUE_LSB_MASK GENMASK(7, 0) > + > +/* REG_LPG_PWM_VALUE_MSB */ > +#define LPG_PWM_VALUE_MSB_MASK BIT(0) > + > +/* REG_LPG_ENABLE_CONTROL */ > +#define LPG_EN_LPG_OUT_BIT BIT(7) > +#define LPG_EN_LPG_OUT_SHIFT 7 > +#define LPG_PWM_SRC_SELECT_MASK BIT(2) > +#define LPG_PWM_SRC_SELECT_SHIFT 2 > +#define LPG_EN_RAMP_GEN_MASK BIT(1) > +#define LPG_EN_RAMP_GEN_SHIFT 1 > + > +/* REG_LPG_PWM_SYNC */ > +#define LPG_PWM_VALUE_SYNC BIT(0) > + > +#define NUM_PWM_SIZE 2 > +#define NUM_PWM_CLK 3 > +#define NUM_CLK_PREDIV 4 > +#define NUM_PWM_EXP 8 > + > +#define LPG_HI_LO_IDX_MASK GENMASK(5, 0) > + > +/* LUT module registers */ > +#define REG_LPG_LUT_1_LSB 0x42 > +#define REG_LPG_LUT_RAMP_CONTROL 0xc8 > + > +#define LPG_LUT_VALUE_MSB_MASK BIT(0) > +#define LPG_LUT_COUNT_MAX 47 > + > +enum lpg_src { > + LUT_PATTERN =3D 0, > + PWM_VALUE, > +}; > + > +static const int pwm_size[NUM_PWM_SIZE] =3D { 6, 9 }; > +static const int clk_freq_hz[NUM_PWM_CLK] =3D { 1024, 32768, 19200000 }; > +static const int clk_prediv[NUM_CLK_PREDIV] =3D { 1, 3, 5, 6 }; > +static const int pwm_exponent[NUM_PWM_EXP] =3D { 0, 1, 2, 3, 4, 5, 6, 7 = }; I don't know what the compiler makes of these arrays, but the last one at least can be replaces by some simple math. > +static int qpnp_lut_masked_write(struct qpnp_lpg_lut *lut, u16 addr, u8 = mask, > + u8 val) > +{ > + int rc; > + > + mutex_lock(&lut->chip->bus_lock); > + rc =3D regmap_update_bits(lut->chip->regmap, lut->reg_base + addr, mask, > + val); > + if (rc < 0) > + dev_err(lut->chip->dev, > + "Update addr 0x%x to val 0x%x with mask 0x%x failed, rc=3D%d\n", > + lut->reg_base + addr, val, mask, rc); > + mutex_unlock(&lut->chip->bus_lock); The error logging can be moved out of the lock. > + > + return rc; > +} > + > +static struct qpnp_lpg_channel *pwm_dev_to_qpnp_lpg(struct pwm_chip *pwm= _chip, > + struct pwm_device *pwm) > +{ > + struct qpnp_lpg_chip *chip =3D > + container_of(pwm_chip, struct qpnp_lpg_chip, pwm_chip); > + u32 hw_idx =3D pwm->hwpwm; > + > + if (hw_idx >=3D chip->num_lpgs) { > + dev_err(chip->dev, "hw index %d out of range [0-%d]\n", hw_idx, > + chip->num_lpgs - 1); > + return NULL; > + } > + > + return &chip->lpgs[hw_idx]; > +} > + > +static int __find_index_in_array(int member, const int array[], int leng= th) > +{ > + int i; > + > + for (i =3D 0; i < length; i++) { > + if (member =3D=3D array[i]) > + return i; > + } > + > + return -EINVAL; > +} > + > +static int qpnp_lpg_set_glitch_removal(struct qpnp_lpg_channel *lpg, boo= l en) > +{ > + int rc; > + u8 mask, val; > + > + val =3D en ? LPG_PWM_EN_GLITCH_REMOVAL_MASK : 0; > + mask =3D LPG_PWM_EN_GLITCH_REMOVAL_MASK; > + rc =3D qpnp_lpg_masked_write(lpg, REG_LPG_PWM_TYPE_CONFIG, mask, val); > + if (rc < 0) > + dev_err(lpg->chip->dev, > + "Write LPG_PWM_TYPE_CONFIG failed, rc=3D%d\n", rc); qpnp_lpg_masked_write already issues a warning. > + return rc; > +} > + > [...] > +static const struct pwm_ops qpnp_lpg_pwm_ops =3D { > + .config =3D qpnp_lpg_pwm_config, > + .config_extend =3D qpnp_lpg_pwm_config_extend, > + .get_output_type_supported =3D qpnp_lpg_pwm_output_types_supported, > + .set_output_type =3D qpnp_lpg_pwm_set_output_type, > + .set_output_pattern =3D qpnp_lpg_pwm_set_output_pattern, > + .enable =3D qpnp_lpg_pwm_enable, > + .disable =3D qpnp_lpg_pwm_disable, As already noted in the former patch: Please implement .apply() and =2Eget_state(). > + .owner =3D THIS_MODULE, > +}; > + > +static int qpnp_lpg_parse_dt(struct qpnp_lpg_chip *chip) > +{ > + struct device_node *child; > + struct qpnp_lpg_channel *lpg; > + struct lpg_ramp_config *ramp; > + int rc =3D 0, i; > + u32 base, length, lpg_chan_id, tmp; > + const __be32 *addr; > + > + addr =3D of_get_address(chip->dev->of_node, 0, NULL, NULL); > + if (!addr) { > + dev_err(chip->dev, "Get %s address failed\n", LPG_BASE); > + return -EINVAL; > + } > + > + base =3D be32_to_cpu(addr[0]); > + rc =3D of_property_read_u32(chip->dev->of_node, "qcom,num-lpg-channels", > + &chip->num_lpgs); > + if (rc < 0) { > + dev_err(chip->dev, > + "Failed to get qcom,num-lpg-channels, rc=3D%d\n", rc); > + return rc; > + } > + > + if (chip->num_lpgs =3D=3D 0) { > + dev_err(chip->dev, "No LPG channels specified\n"); > + return -EINVAL; > + } > + > + chip->lpgs =3D devm_kcalloc(chip->dev, chip->num_lpgs, > + sizeof(*chip->lpgs), GFP_KERNEL); Would be great to lower the number of allocations - ideally to one at probe time. > + if (!chip->lpgs) > + return -ENOMEM; > + > + for (i =3D 0; i < chip->num_lpgs; i++) { > + chip->lpgs[i].chip =3D chip; > + chip->lpgs[i].lpg_idx =3D i; > + chip->lpgs[i].reg_base =3D base + i * REG_SIZE_PER_LPG; > + chip->lpgs[i].src_sel =3D PWM_VALUE; > + rc =3D qpnp_lpg_read(&chip->lpgs[i], REG_LPG_PERPH_SUBTYPE, > + &chip->lpgs[i].subtype); > + if (rc < 0) { > + dev_err(chip->dev, "Read subtype failed, rc=3D%d\n", rc); > + return rc; > + } > + } > + > + addr =3D of_get_address(chip->dev->of_node, 1, NULL, NULL); > + if (!addr) { > + pr_debug("NO LUT address assigned\n"); > + return 0; > + } > + > + chip->lut =3D devm_kmalloc(chip->dev, sizeof(*chip->lut), GFP_KERNEL); > + if (!chip->lut) > + return -ENOMEM; > + > + chip->lut->chip =3D chip; > + chip->lut->reg_base =3D be32_to_cpu(*addr); > + mutex_init(&chip->lut->lock); > + > + rc =3D of_property_count_elems_of_size(chip->dev->of_node, > + "qcom,lut-patterns", sizeof(u32)); > + if (rc < 0) { > + dev_err(chip->dev, "Read qcom,lut-patterns failed, rc=3D%d\n", > + rc); > + return rc; > + } > + > + length =3D rc; > + if (length > LPG_LUT_COUNT_MAX) { > + dev_err(chip->dev, > + "qcom,lut-patterns length %d exceed max %d\n", length, > + LPG_LUT_COUNT_MAX); > + return -EINVAL; > + } > + > + chip->lut->pattern =3D > + devm_kcalloc(chip->dev, LPG_LUT_COUNT_MAX, > + sizeof(*chip->lut->pattern), GFP_KERNEL); > + if (!chip->lut->pattern) > + return -ENOMEM; > + > + rc =3D of_property_read_u32_array(chip->dev->of_node, "qcom,lut-pattern= s", > + chip->lut->pattern, length); > + if (rc < 0) { > + dev_err(chip->dev, "Get qcom,lut-patterns failed, rc=3D%d\n", rc); > + return rc; > + } > + > + if (of_get_available_child_count(chip->dev->of_node) =3D=3D 0) { > + dev_err(chip->dev, "No ramp configuration for any LPG\n"); > + return -EINVAL; > + } > + > + for_each_available_child_of_node (chip->dev->of_node, child) { > + rc =3D of_property_read_u32(child, "qcom,lpg-chan-id", > + &lpg_chan_id); > + if (rc < 0) { > + dev_err(chip->dev, > + "Get qcom,lpg-chan-id failed for node %s, rc=3D%d\n", > + child->name, rc); > + return rc; > + } > + > + if (lpg_chan_id > chip->num_lpgs) { > + dev_err(chip->dev, > + "lpg-chann-id %d is out of range 1~%d\n", > + lpg_chan_id, chip->num_lpgs); > + return -EINVAL; > + } > + > + /* lpg channel id is indexed from 1 in hardware */ > + lpg =3D &chip->lpgs[lpg_chan_id - 1]; > + ramp =3D &lpg->ramp_config; > + > + rc =3D of_property_read_u32(child, "qcom,ramp-step-ms", &tmp); > + if (rc < 0) { > + dev_err(chip->dev, > + "get qcom,ramp-step-ms failed for lpg%d, rc=3D%d\n", > + lpg_chan_id, rc); > + return rc; > + } > + ramp->step_ms =3D (u16)tmp; > + > + rc =3D of_property_read_u32(child, "qcom,ramp-low-index", &tmp); > + if (rc < 0) { > + dev_err(chip->dev, > + "get qcom,ramp-low-index failed for lpg%d, rc=3D%d\n", > + lpg_chan_id, rc); > + return rc; > + } > + ramp->lo_idx =3D (u8)tmp; > + if (ramp->lo_idx >=3D LPG_LUT_COUNT_MAX) { > + dev_err(chip->dev, > + "qcom,ramp-low-index should less than max %d\n", > + LPG_LUT_COUNT_MAX); > + return -EINVAL; > + } > + > + rc =3D of_property_read_u32(child, "qcom,ramp-high-index", &tmp); > + if (rc < 0) { > + dev_err(chip->dev, > + "get qcom,ramp-high-index failed for lpg%d, rc=3D%d\n", > + lpg_chan_id, rc); > + return rc; > + } > + ramp->hi_idx =3D (u8)tmp; > + > + if (ramp->hi_idx > LPG_LUT_COUNT_MAX) { > + dev_err(chip->dev, > + "qcom,ramp-high-index shouldn't exceed max %d\n", > + LPG_LUT_COUNT_MAX); > + return -EINVAL; > + } > + > + if (ramp->hi_idx <=3D ramp->lo_idx) { > + dev_err(chip->dev, > + "high-index(%d) should be larger than low-index(%d)\n", > + ramp->hi_idx, ramp->lo_idx); > + return -EINVAL; > + } > + > + ramp->pattern_length =3D ramp->hi_idx - ramp->lo_idx + 1; > + ramp->pattern =3D &chip->lut->pattern[ramp->lo_idx]; > + lpg->max_pattern_length =3D ramp->pattern_length; > + > + rc =3D of_property_read_u32(child, "qcom,ramp-pause-hi-count", > + &tmp); > + if (rc < 0) > + ramp->pause_hi_count =3D 0; > + else > + ramp->pause_hi_count =3D (u8)tmp; > + > + rc =3D of_property_read_u32(child, "qcom,ramp-pause-lo-count", > + &tmp); > + if (rc < 0) > + ramp->pause_lo_count =3D 0; > + else > + ramp->pause_lo_count =3D (u8)tmp; > + > + ramp->ramp_dir_low_to_hi =3D of_property_read_bool( > + child, "qcom,ramp-from-low-to-high"); > + > + ramp->pattern_repeat =3D of_property_read_bool( > + child, "qcom,ramp-pattern-repeat"); > + > + ramp->toggle =3D of_property_read_bool(child, "qcom,ramp-toggle"); > + } > + > + rc =3D of_property_count_elems_of_size( > + chip->dev->of_node, "qcom,sync-channel-ids", sizeof(u32)); > + if (rc < 0) > + return 0; > + > + length =3D rc; > + if (length > chip->num_lpgs) { > + dev_err(chip->dev, > + "qcom,sync-channel-ids has too many channels: %d\n", > + length); > + return -EINVAL; > + } > + > + chip->lpg_group =3D devm_kcalloc(chip->dev, chip->num_lpgs, sizeof(u32), > + GFP_KERNEL); > + if (!chip->lpg_group) > + return -ENOMEM; > + > + rc =3D of_property_read_u32_array(chip->dev->of_node, > + "qcom,sync-channel-ids", > + chip->lpg_group, length); > + if (rc < 0) { > + dev_err(chip->dev, "Get qcom,sync-channel-ids failed, rc=3D%d\n", > + rc); > + return rc; > + } > + > + for (i =3D 0; i < length; i++) { > + if (chip->lpg_group[i] <=3D 0 || > + chip->lpg_group[i] > chip->num_lpgs) { > + dev_err(chip->dev, > + "lpg_group[%d]: %d is not a valid channel\n", i, > + chip->lpg_group[i]); > + return -EINVAL; > + } > + } > + > + /* > + * The LPG channel in the same group should have the same ramping > + * configuration, so force to use the ramping configuration of the > + * 1st LPG channel in the group for sychronization. > + */ > + lpg =3D &chip->lpgs[chip->lpg_group[0] - 1]; > + ramp =3D &lpg->ramp_config; > + > + for (i =3D 1; i < length; i++) { > + lpg =3D &chip->lpgs[chip->lpg_group[i] - 1]; > + memcpy(&lpg->ramp_config, ramp, sizeof(struct lpg_ramp_config)); > + } > + > + return 0; > +} > + > +static int qpnp_lpg_probe(struct platform_device *pdev) > +{ > + int rc; > + struct qpnp_lpg_chip *chip; > + > + chip =3D devm_kzalloc(&pdev->dev, sizeof(*chip), GFP_KERNEL); > + if (!chip) > + return -ENOMEM; > + > + chip->dev =3D &pdev->dev; > + chip->regmap =3D dev_get_regmap(chip->dev->parent, NULL); > + if (!chip->regmap) { > + dev_err(chip->dev, "Getting regmap failed\n"); > + return -EINVAL; > + } > + > + mutex_init(&chip->bus_lock); > + rc =3D qpnp_lpg_parse_dt(chip); > + if (rc < 0) { > + dev_err(chip->dev, > + "Devicetree properties parsing failed, rc=3D%d\n", rc); > + goto err_out; > + } > + > + dev_set_drvdata(chip->dev, chip); > + chip->pwm_chip.dev =3D chip->dev; > + chip->pwm_chip.base =3D -1; > + chip->pwm_chip.npwm =3D chip->num_lpgs; > + chip->pwm_chip.ops =3D &qpnp_lpg_pwm_ops; > + > + rc =3D pwmchip_add(&chip->pwm_chip); > + if (rc < 0) { > + dev_err(chip->dev, "Add pwmchip failed, rc=3D%d\n", rc); > + goto err_out; > + } > + > + return 0; > +err_out: > + mutex_destroy(&chip->bus_lock); > + return rc; > +} > + > +static int qpnp_lpg_remove(struct platform_device *pdev) > +{ > + struct qpnp_lpg_chip *chip =3D dev_get_drvdata(&pdev->dev); > + int rc =3D 0; > + > + rc =3D pwmchip_remove(&chip->pwm_chip); > + if (rc < 0) > + dev_err(chip->dev, "Remove pwmchip failed, rc=3D%d\n", rc); Please use %pe instead of %d for error codes. > + > + mutex_destroy(&chip->bus_lock); > + dev_set_drvdata(chip->dev, NULL); dev_set_drvdata(..., NULL) is not needed. > + > + return rc; > +} > + > +static const struct of_device_id qpnp_lpg_of_match[] =3D { > + { > + .compatible =3D "qcom,pwm-lpg", > + }, > + {}, > +}; > + > +static struct platform_driver qpnp_lpg_driver =3D { > + .driver =3D { > + .name =3D "qcom,pwm-lpg", > + .of_match_table =3D qpnp_lpg_of_match, > + }, > + .probe =3D qpnp_lpg_probe, > + .remove =3D qpnp_lpg_remove, > +}; > +module_platform_driver(qpnp_lpg_driver); > + > +MODULE_DESCRIPTION("QTI LPG driver"); > +MODULE_LICENSE("GPL v2"); > --=20 > 2.27.0 >=20 >=20 --=20 Pengutronix e.K. | Uwe Kleine-K=F6nig | Industrial Linux Solutions | https://www.pengutronix.de/ | --bzzvu3tkxim2youv Content-Type: application/pgp-signature; name="signature.asc" -----BEGIN PGP SIGNATURE----- iQEzBAABCgAdFiEEfnIqFpAYrP8+dKQLwfwUeK3K7AkFAl8fNI8ACgkQwfwUeK3K 7AmHXAf+Ii83aXNM/L9YmZx2ngSlJYSlvpsGFTCiotpJV6k/07zLkqsKnJJEm9Rf peOHgsm1Vsrq8HPOg6zgXEn+hPYV7mKGqHx7mtw2rABQkBps1yazsbPC/GHFgXEC 2USbuJCgS376foEX+yC2X+KVgQC1lgslAuOB6PymHOAIDZK6hPfK6rzPzhPC95TV 45421SiuzSvRl8WDEiu1+uN4aWNoGaRz0RSzDDBcTnyYZa1GumY8vCNWip2o44gh mFMONyZJRWoiFoXgVBqBBNUFgD4pOM+KkcDtDbz3on6EFmf4RkO/0Hxhxqt9Ydhx sJfPpZCST2nj1iZKROPT6JyHIrYeCg== =g39K -----END PGP SIGNATURE----- --bzzvu3tkxim2youv--