Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp5469ybg;
        Mon, 27 Jul 2020 13:53:39 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJz7GhvOC+rT/I9qZpkbGd7GyTlyed0su2InlowWTqTNcVOiNW4RFGVhaPnRQ5gvfHvMLG7w
X-Received: by 2002:a17:906:2b9b:: with SMTP id m27mr22863236ejg.19.1595883219379;
        Mon, 27 Jul 2020 13:53:39 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1595883219; cv=none;
        d=google.com; s=arc-20160816;
        b=mvBV3F1WiXMZfUDnkGOZ2Dl85bewweInVAYPo/O5FJSFHTbJRe/n/1b6UYyNEXyIGH
         LG2d5q3hO/vUI4M4eWgOu/Tr4gbG7jMsjTLWhXp8EY3eWFvjl9tm7qF155waMGyi44yL
         2nu5YuhAHgYWzgj0f8HTP7mw8zyBMEWHZPM71Ai8zB2Exkkb/N9ILs5ytPpu+rKp7BRZ
         U5c7vm/07PGPn09ZouVXbkE7NJU6diowe+a2EI1wDtpZ2iuCWM82mVC1DZyaJmU/SiDi
         om9uXkVmH6bFsWqlLLHTwRNBsb8vSn9x4nPwfGckGqc1ALIuXz4reqo/iJObV+E1UX6F
         vjCg==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=5U56MbpoGgbizDY87xBQZF5BWeIIcAyUuev+l62V8Co=;
        b=A/IIR3jX4cQ8Tjb1D8lwOmKAr1tAii4JcLajgDb3Lok4Zjo7i01oim61Tq6YcwV+DO
         Xm/O6G7Rx+peFasukGqqWw8sn+/5oixM6SvCY41Z6+hfTGZwC6B260VGPVtrpRnbyKZD
         a6lk84RO+zeue7+5At8clBBZuer2RAqIs3S2lqlpup4vYtK+b96mEjC7/iYxAWH7K72y
         x5mDdKTtwIkeGq49R2wIdAunM4ouwAw93DnwjcYNxHtxrVPQo90uvNwDZ1b/s1BtjL+r
         05MyhJZf2KuLR+daJ2aj0agvBXdlareeKCIJFI7oC0ZG7yn6UmnNIFR+907mi7psoI1m
         FTiQ==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=W3Dp8dzc;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id k16si5209989ejr.387.2020.07.27.13.53.13;
        Mon, 27 Jul 2020 13:53:39 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=W3Dp8dzc;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1727962AbgG0UwC (ORCPT <rfc822;wxiaokuan@gmail.com> + 99 others);
        Mon, 27 Jul 2020 16:52:02 -0400
Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:16203 "EHLO
        hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1727892AbgG0Uv4 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 27 Jul 2020 16:51:56 -0400
Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5f1f3e3f0003>; Mon, 27 Jul 2020 13:51:11 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate101.nvidia.com (PGP Universal service);
  Mon, 27 Jul 2020 13:51:55 -0700
X-PGP-Universal: processed;
        by hqpgpgate101.nvidia.com on Mon, 27 Jul 2020 13:51:55 -0700
Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL105.nvidia.com
 (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 27 Jul
 2020 20:51:55 +0000
Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL109.nvidia.com
 (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Mon, 27 Jul 2020 20:51:55 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.168.236]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5f1f3e6a0007>; Mon, 27 Jul 2020 13:51:55 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <skomatineni@nvidia.com>, <thierry.reding@gmail.com>,
        <jonathanh@nvidia.com>, <frankc@nvidia.com>, <hverkuil@xs4all.nl>,
        <sakari.ailus@iki.fi>, <robh+dt@kernel.org>,
        <helen.koike@collabora.com>
CC:     <digetx@gmail.com>, <sboyd@kernel.org>,
        <gregkh@linuxfoundation.org>, <linux-media@vger.kernel.org>,
        <devicetree@vger.kernel.org>, <linux-tegra@vger.kernel.org>,
        <linux-kernel@vger.kernel.org>, <linux-i2c@vger.kernel.org>
Subject: [RFC PATCH v5 08/14] media: tegra-video: Update format lookup to offset based
Date:   Mon, 27 Jul 2020 13:57:26 -0700
Message-ID: <1595883452-17343-9-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1595883452-17343-1-git-send-email-skomatineni@nvidia.com>
References: <1595883452-17343-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1595883071; bh=5U56MbpoGgbizDY87xBQZF5BWeIIcAyUuev+l62V8Co=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=W3Dp8dzc+VlAE1hw0y3/hPM6aNeNghCEivS7z5sezvzd6Oz4O7mD6esrU8XGz3WNZ
         anIndmk0/8/p+jifpMKuCSOLbOweUiJpzhuGba2MoslEL5Z9iMX/0+5cBXtr0ONF5n
         dYV9nvlxzzDMzIur7NN2fd3AqTPEBHoDkGaerJp6V9cjwnIod1RzuaWtgP59R7ZPnf
         GDlPkNSs15j8veUPCAenawifpSjJKHqndHL2Ahr23sF6PNd5hosh8d24JO8Uv7hkL3
         FMj3+7aEhWB+6vgT1HvwrEVJje40/mJhiti+rw5kCDHbpz2jl8B12SBgxB2qTv5XIf
         aTnFSJmVmO+iw==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Tegra VI supported video formats are more for non TPG and there
can be multiple pixel formats for the same media bus format.

This patch updates the helper function for format lookup based on
mbus code from pre-defined Tegra supported format list to look from
the specified list index offset.

Offset based look up is used with sensor device graph (non TPG)
where format enumeration can list all supported formats for the
specific sensor mbus codes.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 drivers/staging/media/tegra-video/vi.c | 10 ++++++----
 1 file changed, 6 insertions(+), 4 deletions(-)

diff --git a/drivers/staging/media/tegra-video/vi.c b/drivers/staging/media/tegra-video/vi.c
index 0197f4e..52d751f 100644
--- a/drivers/staging/media/tegra-video/vi.c
+++ b/drivers/staging/media/tegra-video/vi.c
@@ -53,11 +53,12 @@ to_tegra_channel_buffer(struct vb2_v4l2_buffer *vb)
 }
 
 static int tegra_get_format_idx_by_code(struct tegra_vi *vi,
-					unsigned int code)
+					unsigned int code,
+					unsigned int offset)
 {
 	unsigned int i;
 
-	for (i = 0; i < vi->soc->nformats; ++i) {
+	for (i = offset; i < vi->soc->nformats; ++i) {
 		if (vi->soc->video_formats[i].code == code)
 			return i;
 	}
@@ -598,11 +599,12 @@ static void vi_tpg_fmts_bitmap_init(struct tegra_vi_channel *chan)
 	bitmap_zero(chan->tpg_fmts_bitmap, MAX_FORMAT_NUM);
 
 	index = tegra_get_format_idx_by_code(chan->vi,
-					     MEDIA_BUS_FMT_SRGGB10_1X10);
+					     MEDIA_BUS_FMT_SRGGB10_1X10, 0);
 	bitmap_set(chan->tpg_fmts_bitmap, index, 1);
 
 	index = tegra_get_format_idx_by_code(chan->vi,
-					     MEDIA_BUS_FMT_RGB888_1X32_PADHI);
+					     MEDIA_BUS_FMT_RGB888_1X32_PADHI,
+					     0);
 	bitmap_set(chan->tpg_fmts_bitmap, index, 1);
 }
 
-- 
2.7.4