Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp6492ybg; Mon, 27 Jul 2020 13:55:37 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyyBhyuFlIORL5EWzbhHh37/994mBjUAvjFwHULPKiAXPd66QWpL6fzAK3bxxX0KbTgegAu X-Received: by 2002:a17:906:1105:: with SMTP id h5mr7364519eja.307.1595883337329; Mon, 27 Jul 2020 13:55:37 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595883337; cv=none; d=google.com; s=arc-20160816; b=PabqVNxOizlRUIY4gMhw/iPvcQle5fz/Mq2IbQsfYCJcRaR8wlhreVq4VWIWv2LU/A MzQZ3UONUOkPb0ffI6CwNysZcPUV5BsCS2CRQqUT1FtBlNWW9ZX3fW6XhHAvhfjL4Z75 yxGR6VnqugmFpGaHdjTvl/7hR0ltGmr8vcS2y64cgrCdwsYomEwOEyK96JW25Ocfu8xY Zm3Th8q0mmy6kP6DOiTE3m9062sveamx4mOafKUIC5SpDNRcOXtgEjfHeum9JbYlwUbn wjVLkgBxwkS29StwIHE6tJQmRIb6It2p8fMXfdbqSqWOFrL1LZ4NVY4Oo9Bzw03i9a9a GsBw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=BnlKr3cpHbqR2/ypGaWrf+nRHayXIJrs4Q9+28+PHhQ=; b=kARCDEp/Z716Xor2WGzfeze6A92AbVFgM21sKEaFdXz2rwarnOCOKgkdWbj2SxMhfx HEsiBUFA9Q5BB71H5wJ6ShjUjRY5mbp1mMfb3pmxiU1C9aPTCKTp/w2+3y/pO8LwNfY1 sLU1PMRXTGX+K+kdyNlWL03Jxd38hjWiZHRNVW+Sy/R5RH6akFFy6EtGcArWdZHj/dS4 SO49OesRoRSKC3CavvQ4dWaPYnv43Dt9Nnk+RooHopocFlA9WRCjNf0Z4H8ooVDYqxMd +DR0XqoJPM95hZRy1XnzlsR0xy06rxBxhzDUW4IJn0BpPcCDqxHmUfrGB5vRjojcFF0E FFqQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=IGp4w8a0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id y14si6618437ejw.402.2020.07.27.13.55.13; Mon, 27 Jul 2020 13:55:37 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=IGp4w8a0; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727975AbgG0UwE (ORCPT + 99 others); Mon, 27 Jul 2020 16:52:04 -0400 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:14250 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1727896AbgG0Uv5 (ORCPT ); Mon, 27 Jul 2020 16:51:57 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Mon, 27 Jul 2020 13:50:26 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Mon, 27 Jul 2020 13:51:56 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Mon, 27 Jul 2020 13:51:56 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 27 Jul 2020 20:51:56 +0000 Received: from hqnvemgw03.nvidia.com (10.124.88.68) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Mon, 27 Jul 2020 20:51:56 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.168.236]) by hqnvemgw03.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Mon, 27 Jul 2020 13:51:56 -0700 From: Sowjanya Komatineni To: , , , , , , , CC: , , , , , , , Subject: [RFC PATCH v5 09/14] dt-bindings: tegra: Update VI and CSI bindings with port info Date: Mon, 27 Jul 2020 13:57:27 -0700 Message-ID: <1595883452-17343-10-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1595883452-17343-1-git-send-email-skomatineni@nvidia.com> References: <1595883452-17343-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1595883026; bh=BnlKr3cpHbqR2/ypGaWrf+nRHayXIJrs4Q9+28+PHhQ=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=IGp4w8a0uSCQ4KJrC9XpCAO5k8AzIKHIkMiwugXFcuXNciEAE9SLG/SBeOwfy8IOb FmVX3VfMUlAyZFfMIV7ooaBe0AifdiMajyKOWmK2WkPxpMbMQuBbZTrm3w1TFo3Ey/ 7/a/yArZWzYeSZOW22GM7YUng/sE7YpXI+41Y6f++ZQ5wMBvD35TpnQ5p0wuKnheTN s2Gfu5wyqipb0Nxbo6ZiU2YTfBlvON9caPUdT+z/3VmypWirx3TGiETouBNXgon8EX jgr4qEt4sGnS1hdJ8EbSk0VOXTbBALQf4lRBH8kEL2gvjmWpwwsNsnHnHKr4VTREau 5YM18cD/uLIZw== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update VI and CSI bindings to add port and endpoint nodes as per media video-interfaces DT binding document. Acked-by: Rob Herring Signed-off-by: Sowjanya Komatineni --- .../display/tegra/nvidia,tegra20-host1x.txt | 92 +++++++++++++++++++++- 1 file changed, 90 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt index 4731921..ac63ae4a 100644 --- a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt @@ -51,8 +51,16 @@ of the following host1x client modules: - vi - Tegra210: - power-domains: Must include venc powergate node as vi is in VE partition. - - Tegra210 has CSI part of VI sharing same host interface and register space. - So, VI device node should have CSI child node. + + ports (optional node) + vi can have optional ports node and max 6 ports are supported. Each port + should have single 'endpoint' child node. All port nodes are grouped under + ports node. Please refer to the bindings defined in + Documentation/devicetree/bindings/media/video-interfaces.txt + + csi (required node) + Tegra210 has CSI part of VI sharing same host interface and register space. + So, VI device node should have CSI child node. - csi: mipi csi interface to vi @@ -65,6 +73,46 @@ of the following host1x client modules: - power-domains: Must include sor powergate node as csicil is in SOR partition. + channel (optional nodes) + Maximum 6 channels are supported with each csi brick as either x4 or x2 + based on hw connectivity to sensor. + + Required properties: + - reg: csi port number. Valid port numbers are 0 through 5. + - nvidia,mipi-calibrate: Should contain a phandle and a specifier + specifying which pads are used by this CSI port and need to be + calibrated. See also ../display/tegra/nvidia,tegra114-mipi.txt. + + Each channel node must contain 2 port nodes which can be grouped + under 'ports' node and each port should have a single child 'endpoint' + node. + + ports node + Please refer to the bindings defined in + Documentation/devicetree/bindings/media/video-interfaces.txt + + ports node must contain below 2 port nodes. + port@0 with single child 'endpoint' node always a sink. + port@1 with single child 'endpoint' node always a source. + + port@0 (required node) + Required properties: + - reg: 0 + + endpoint (required node) + Required properties: + - data-lanes: an array of data lane from 1 to 4. Valid array + lengths are 1/2/4. + - remote-endpoint: phandle to sensor 'endpoint' node. + + port@1 (required node) + Required properties: + - reg: 1 + + endpoint (required node) + Required properties: + - remote-endpoint: phandle to vi port 'endpoint' node. + - epp: encoder pre-processor Required properties: @@ -340,6 +388,18 @@ Example: ranges = <0x0 0x0 0x54080000 0x2000>; + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + imx219_vi_in0: endpoint { + remote-endpoint = <&imx219_csi_out0>; + }; + }; + }; + csi@838 { compatible = "nvidia,tegra210-csi"; reg = <0x838 0x1300>; @@ -362,6 +422,34 @@ Example: <&tegra_car TEGRA210_CLK_CSI_TPG>; clock-names = "csi", "cilab", "cilcd", "cile", "csi_tpg"; power-domains = <&pd_sor>; + + #address-cells = <1>; + #size-cells = <0>; + + channel@0 { + reg = <0>; + nvidia,mipi-calibrate = <&mipi 0x001>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + imx219_csi_in0: endpoint { + data-lanes = <1 2>; + remote-endpoint = <&imx219_out0>; + }; + }; + + port@1 { + reg = <1>; + imx219_csi_out0: endpoint { + remote-endpoint = <&imx219_vi_in0>; + }; + }; + }; + }; }; }; -- 2.7.4