Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp125426ybg; Mon, 27 Jul 2020 17:46:13 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx8z+ETWhsOO0oX+MowqjikjEvsfMLhwyVf7GY068T6iia0odr21sbYTfpES/ruQeQ/ZZKk X-Received: by 2002:a17:906:2714:: with SMTP id z20mr24196009ejc.469.1595897173383; Mon, 27 Jul 2020 17:46:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595897173; cv=none; d=google.com; s=arc-20160816; b=Tqv3fymkrGR+MKb28lpNziDHWXi5OjnSMuAT+PkHduReuI7NMxN7xKMqR/4gkSGbN3 FZ6xZXb5M9rYC8hbeyORA81M+VpWUh4eeAaCTrf6M9Xll74RTxBjfQjvH24yjqWFw4LZ oQ9dcCDp60b79C3Zr0wHc661MGom2j7X1jk9uk7coG5Dv1cYN4KAN8KkUE7XbAE9W5nP +e9VQW3i1HdwJ/AKu1k0iDTksVAKC0BEYSywnW6TZvyeWh2mEB8AIj6H8YDhrye5IRYg gRxTVRjkppTYgUy/jkL9vD1KMuKf0NpSpMYjf0t74nldUkTuowEG16k8lNKtcssp5/Vp 1WZw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:message-id:date:subject:cc :to:from:ironport-sdr:dkim-signature; bh=lOsLg4a8kvU0xW9o6gPY8lqBuILAGObzZ84ya1KWOk4=; b=ntiu84AY/uGo78vF+yExPpvvlMjmjDFWKFQL/ImmiQqLUv2dBxeOdjzfhABOaFHE9C 9JTOP4s6gg+ldXgS/vKs5sIbKLWz2jeE35V195BDVgh1UlkRl7bHImx3P+dISzGG876m cmd7XzmpzC86ZZDQmUlmIRpx0mHRciljBq6vRLrz8xidH556/SCUpoXqdoO8oajI4dAG CYpMCiAwUwi1HMG4tInT9AJE9SdsplVgggWtuKBE0TcrDPimZnKBlzMuCeWfPS7M8x27 fYKC4Yqw1tvwlMHAh7GUGCsxXOLAU6mczyTu3tkq1cSgSgWjpIR4YAgiOY3S5uB2dWUl wD0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@amazon.com header.s=amazon201209 header.b=eJ6lWWwn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=amazon.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id a3si6420137eju.177.2020.07.27.17.45.45; Mon, 27 Jul 2020 17:46:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@amazon.com header.s=amazon201209 header.b=eJ6lWWwn; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=QUARANTINE sp=QUARANTINE dis=NONE) header.from=amazon.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726387AbgG1ApE (ORCPT + 99 others); Mon, 27 Jul 2020 20:45:04 -0400 Received: from smtp-fw-2101.amazon.com ([72.21.196.25]:44589 "EHLO smtp-fw-2101.amazon.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726237AbgG1ApE (ORCPT ); Mon, 27 Jul 2020 20:45:04 -0400 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=amazon.com; i=@amazon.com; q=dns/txt; s=amazon201209; t=1595897101; x=1627433101; h=from:to:cc:subject:date:message-id:mime-version; bh=lOsLg4a8kvU0xW9o6gPY8lqBuILAGObzZ84ya1KWOk4=; b=eJ6lWWwnPMQQyBfdvQ3hgMbAos87KhC08F7QX3RgZWbwZ60KSeetx+LE 1K7fIxvAGSVkMaVMa29xpD2nkguyEtQ+wc0mXLiJDeN9a7+J1IKccbfQC NZdTYbmQaITXx13a35z9BlH/GbIziR8Dld1+glULJREOAvvEp+or0HUEC g=; IronPort-SDR: pWJjWx0ZDm95t2PKEhLRiiIsJYmCs1mK3iSoCBKHWaZMvoR5Ye9X1TOtDY+DvEGRpLvxtieDr9 QPny0tDUn+6w== X-IronPort-AV: E=Sophos;i="5.75,404,1589241600"; d="scan'208";a="44363014" Received: from iad12-co-svc-p1-lb1-vlan2.amazon.com (HELO email-inbound-relay-1a-67b371d8.us-east-1.amazon.com) ([10.43.8.2]) by smtp-border-fw-out-2101.iad2.amazon.com with ESMTP; 28 Jul 2020 00:45:00 +0000 Received: from EX13MTAUWC001.ant.amazon.com (iad55-ws-svc-p15-lb9-vlan2.iad.amazon.com [10.40.159.162]) by email-inbound-relay-1a-67b371d8.us-east-1.amazon.com (Postfix) with ESMTPS id 7835DA119D; Tue, 28 Jul 2020 00:44:57 +0000 (UTC) Received: from EX13D20UWC001.ant.amazon.com (10.43.162.244) by EX13MTAUWC001.ant.amazon.com (10.43.162.135) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 28 Jul 2020 00:44:56 +0000 Received: from u79c5a0a55de558.ant.amazon.com (10.43.162.85) by EX13D20UWC001.ant.amazon.com (10.43.162.244) with Microsoft SMTP Server (TLS) id 15.0.1497.2; Tue, 28 Jul 2020 00:44:54 +0000 From: Alexander Graf To: Paolo Bonzini CC: Jonathan Corbet , Sean Christopherson , Vitaly Kuznetsov , Wanpeng Li , Jim Mattson , "Joerg Roedel" , , , Subject: [PATCH] KVM: x86: Deflect unknown MSR accesses to user space Date: Tue, 28 Jul 2020 02:44:46 +0200 Message-ID: <20200728004446.932-1-graf@amazon.com> X-Mailer: git-send-email 2.17.1 MIME-Version: 1.0 Content-Type: text/plain X-Originating-IP: [10.43.162.85] X-ClientProxiedBy: EX13D40UWA002.ant.amazon.com (10.43.160.149) To EX13D20UWC001.ant.amazon.com (10.43.162.244) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org MSRs are weird. Some of them are normal control registers, such as EFER. Some however are registers that really are model specific, not very interesting to virtualization workloads, and not performance critical. Others again are really just windows into package configuration. Out of these MSRs, only the first category is necessary to implement in kernel space. Rarely accessed MSRs, MSRs that should be fine tunes against certain CPU models and MSRs that contain information on the package level are much better suited for user space to process. However, over time we have accumulated a lot of MSRs that are not the first category, but still handled by in-kernel KVM code. This patch adds a generic interface to handle WRMSR and RDMSR from user space. With this, any future MSR that is part of the latter categories can be handled in user space. Furthermore, it allows us to replace the existing "ignore_msrs" logic with something that applies per-VM rather than on the full system. That way you can run productive VMs in parallel to experimental ones where you don't care about proper MSR handling. Signed-off-by: Alexander Graf --- As a quick example to show what this does, I implemented handling for MSR 0x35 (MSR_CORE_THREAD_COUNT) in QEMU on top of this patch set: https://github.com/agraf/qemu/commits/user-space-msr --- Documentation/virt/kvm/api.rst | 60 ++++++++++++++++++++++++++++++ arch/x86/include/asm/kvm_host.h | 6 +++ arch/x86/kvm/emulate.c | 18 +++++++-- arch/x86/kvm/x86.c | 65 ++++++++++++++++++++++++++++++++- include/trace/events/kvm.h | 2 +- include/uapi/linux/kvm.h | 11 ++++++ 6 files changed, 155 insertions(+), 7 deletions(-) diff --git a/Documentation/virt/kvm/api.rst b/Documentation/virt/kvm/api.rst index 320788f81a05..7dfcc8e09dad 100644 --- a/Documentation/virt/kvm/api.rst +++ b/Documentation/virt/kvm/api.rst @@ -5155,6 +5155,34 @@ Note that KVM does not skip the faulting instruction as it does for KVM_EXIT_MMIO, but userspace has to emulate any change to the processing state if it decides to decode and emulate the instruction. +:: + + /* KVM_EXIT_RDMSR / KVM_EXIT_WRMSR */ + struct { + __u8 reply; + __u8 error; + __u8 pad[2]; + __u32 index; + __u64 data; + } msr; + +Used on x86 systems. When the VM capability KVM_CAP_X86_USER_SPACE_MSR is +enabled, MSR accesses to registers that are not known by KVM kernel code will +trigger a KVM_EXIT_RDMSR exit for reads and KVM_EXIT_WRMSR exit for writes. + +For KVM_EXIT_RDMSR, the "index" field tells user space which MSR the guest +wants to read. To respond to this request with a successful read, user space +writes a 1 into the "reply" field and the respective data into the "data" field. + +If the RDMSR request was unsuccessful, user space indicates that with a "1" +in the "reply" field and a "1" in the "error" field. This will inject a #GP +into the guest when the VCPU is executed again. + +For KVM_EXIT_WRMSR, the "index" field tells user space which MSR the guest +wants to write. Once finished processing the event, user space sets the "reply" +field to "1". If the MSR write was unsuccessful, user space also sets the +"error" field to "1". + :: /* Fix the size of the union. */ @@ -5844,6 +5872,27 @@ controlled by the kvm module parameter halt_poll_ns. This capability allows the maximum halt time to specified on a per-VM basis, effectively overriding the module parameter for the target VM. +7.21 KVM_CAP_X86_USER_SPACE_MSR +---------------------- + +:Architectures: x86 +:Target: VM +:Parameters: args[0] is 1 if user space MSR handling is enabled, 0 otherwise +:Returns: 0 on success; -1 on error + +This capability enabled trapping of unhandled RDMSR and WRMSR instructions +into user space. + +When a guest requests to read or write an MSR, KVM may not implement all MSRs +that are relevant to a respective system. It also does not differentiate by +CPU type. + +To allow more fine grained control over MSR handling, user space may enable +this capability. With it enabled, MSR accesses that are not handled by KVM +will trigger KVM_EXIT_RDMSR and KVM_EXIT_WRMSR exit notifications which +user space can then handle to implement model specific MSR handling and/or +user notifications to inform a user that an MSR was not handled. + 8. Other capabilities. ====================== @@ -6151,3 +6200,14 @@ KVM can therefore start protected VMs. This capability governs the KVM_S390_PV_COMMAND ioctl and the KVM_MP_STATE_LOAD MP_STATE. KVM_SET_MP_STATE can fail for protected guests when the state change is invalid. + +8.24 KVM_CAP_X86_USER_SPACE_MSR +---------------------------- + +:Architectures: x86 + +This capability indicates that KVM supports deflection of MSR reads and +writes to user space. It can be enabled on a VM level. If enabled, MSR +accesses that are not handled by KVM and would thus usually trigger a +#GP into the guest will instead get bounced to user space through the +KVM_EXIT_RDMSR and KVM_EXIT_WRMSR exit notifications. diff --git a/arch/x86/include/asm/kvm_host.h b/arch/x86/include/asm/kvm_host.h index be5363b21540..c4218e05d8b8 100644 --- a/arch/x86/include/asm/kvm_host.h +++ b/arch/x86/include/asm/kvm_host.h @@ -1002,6 +1002,9 @@ struct kvm_arch { bool guest_can_read_msr_platform_info; bool exception_payload_enabled; + /* Deflect RDMSR and WRMSR to user space if not handled in kernel */ + bool user_space_msr_enabled; + struct kvm_pmu_event_filter *pmu_event_filter; struct task_struct *nx_lpage_recovery_thread; }; @@ -1437,6 +1440,9 @@ int kvm_emulate_instruction(struct kvm_vcpu *vcpu, int emulation_type); int kvm_emulate_instruction_from_buffer(struct kvm_vcpu *vcpu, void *insn, int insn_len); +/* Indicate that an MSR operation should be handled by user space */ +#define ETRAP_TO_USER_SPACE EREMOTE + void kvm_enable_efer_bits(u64); bool kvm_valid_efer(struct kvm_vcpu *vcpu, u64 efer); int __kvm_get_msr(struct kvm_vcpu *vcpu, u32 index, u64 *data, bool host_initiated); diff --git a/arch/x86/kvm/emulate.c b/arch/x86/kvm/emulate.c index d0e2825ae617..b08000e3b2fe 100644 --- a/arch/x86/kvm/emulate.c +++ b/arch/x86/kvm/emulate.c @@ -3693,18 +3693,28 @@ static int em_wrmsr(struct x86_emulate_ctxt *ctxt) msr_data = (u32)reg_read(ctxt, VCPU_REGS_RAX) | ((u64)reg_read(ctxt, VCPU_REGS_RDX) << 32); - if (ctxt->ops->set_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), msr_data)) + switch (ctxt->ops->set_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), msr_data)) { + case 0: + return X86EMUL_CONTINUE; + case -ETRAP_TO_USER_SPACE: + return X86EMUL_IO_NEEDED; + default: return emulate_gp(ctxt, 0); - - return X86EMUL_CONTINUE; + } } static int em_rdmsr(struct x86_emulate_ctxt *ctxt) { u64 msr_data; - if (ctxt->ops->get_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), &msr_data)) + switch (ctxt->ops->get_msr(ctxt, reg_read(ctxt, VCPU_REGS_RCX), &msr_data)) { + case 0: + break; + case -ETRAP_TO_USER_SPACE: + return X86EMUL_IO_NEEDED; + default: return emulate_gp(ctxt, 0); + } *reg_write(ctxt, VCPU_REGS_RAX) = (u32)msr_data; *reg_write(ctxt, VCPU_REGS_RDX) = msr_data >> 32; diff --git a/arch/x86/kvm/x86.c b/arch/x86/kvm/x86.c index 88c593f83b28..530729e7ca4b 100644 --- a/arch/x86/kvm/x86.c +++ b/arch/x86/kvm/x86.c @@ -1554,7 +1554,13 @@ int kvm_emulate_rdmsr(struct kvm_vcpu *vcpu) u32 ecx = kvm_rcx_read(vcpu); u64 data; - if (kvm_get_msr(vcpu, ecx, &data)) { + switch (kvm_get_msr(vcpu, ecx, &data)) { + case 0: + break; + case -ETRAP_TO_USER_SPACE: + trace_kvm_msr_read(ecx, data); + return 0; + default: trace_kvm_msr_read_ex(ecx); kvm_inject_gp(vcpu, 0); return 1; @@ -1573,7 +1579,13 @@ int kvm_emulate_wrmsr(struct kvm_vcpu *vcpu) u32 ecx = kvm_rcx_read(vcpu); u64 data = kvm_read_edx_eax(vcpu); - if (kvm_set_msr(vcpu, ecx, data)) { + switch (kvm_set_msr(vcpu, ecx, data)) { + case 0: + break; + case -ETRAP_TO_USER_SPACE: + trace_kvm_msr_write(ecx, data); + return 0; + default: trace_kvm_msr_write_ex(ecx, data); kvm_inject_gp(vcpu, 0); return 1; @@ -2797,6 +2809,26 @@ static void record_steal_time(struct kvm_vcpu *vcpu) kvm_unmap_gfn(vcpu, &map, &vcpu->arch.st.cache, true, false); } +static int kvm_set_msr_user_space(struct kvm_vcpu *vcpu, struct msr_data *msr_info) +{ + if (vcpu->run->exit_reason == KVM_EXIT_WRMSR && vcpu->run->msr.reply) { + vcpu->run->msr.reply = 0; + + if (vcpu->run->msr.error) + return 1; + + return 0; + } + + vcpu->run->exit_reason = KVM_EXIT_WRMSR; + vcpu->run->msr.reply = 0; + vcpu->run->msr.error = 0; + vcpu->run->msr.index = msr_info->index; + vcpu->run->msr.data = msr_info->data; + + return -ETRAP_TO_USER_SPACE; +} + int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info) { bool pr = false; @@ -3066,6 +3098,8 @@ int kvm_set_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info) return xen_hvm_config(vcpu, data); if (kvm_pmu_is_valid_msr(vcpu, msr)) return kvm_pmu_set_msr(vcpu, msr_info); + if (vcpu->kvm->arch.user_space_msr_enabled && !msr_info->host_initiated) + return kvm_set_msr_user_space(vcpu, msr_info); if (!ignore_msrs) { vcpu_debug_ratelimited(vcpu, "unhandled wrmsr: 0x%x data 0x%llx\n", msr, data); @@ -3120,6 +3154,26 @@ static int get_msr_mce(struct kvm_vcpu *vcpu, u32 msr, u64 *pdata, bool host) return 0; } +static int kvm_get_msr_user_space(struct kvm_vcpu *vcpu, struct msr_data *msr_info) +{ + if (vcpu->run->exit_reason == KVM_EXIT_RDMSR && vcpu->run->msr.reply) { + vcpu->run->msr.reply = 0; + + if (vcpu->run->msr.error) + return 1; + + msr_info->data = vcpu->run->msr.data; + return 0; + } + + vcpu->run->exit_reason = KVM_EXIT_RDMSR; + vcpu->run->msr.reply = 0; + vcpu->run->msr.error = 0; + vcpu->run->msr.index = msr_info->index; + + return -ETRAP_TO_USER_SPACE; +} + int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info) { switch (msr_info->index) { @@ -3331,6 +3385,8 @@ int kvm_get_msr_common(struct kvm_vcpu *vcpu, struct msr_data *msr_info) default: if (kvm_pmu_is_valid_msr(vcpu, msr_info->index)) return kvm_pmu_get_msr(vcpu, msr_info); + if (vcpu->kvm->arch.user_space_msr_enabled && !msr_info->host_initiated) + return kvm_get_msr_user_space(vcpu, msr_info); if (!ignore_msrs) { vcpu_debug_ratelimited(vcpu, "unhandled rdmsr: 0x%x\n", msr_info->index); @@ -3476,6 +3532,7 @@ int kvm_vm_ioctl_check_extension(struct kvm *kvm, long ext) case KVM_CAP_MSR_PLATFORM_INFO: case KVM_CAP_EXCEPTION_PAYLOAD: case KVM_CAP_SET_GUEST_DEBUG: + case KVM_CAP_X86_USER_SPACE_MSR: r = 1; break; case KVM_CAP_SYNC_REGS: @@ -4990,6 +5047,10 @@ int kvm_vm_ioctl_enable_cap(struct kvm *kvm, kvm->arch.exception_payload_enabled = cap->args[0]; r = 0; break; + case KVM_CAP_X86_USER_SPACE_MSR: + kvm->arch.user_space_msr_enabled = cap->args[0]; + r = 0; + break; default: r = -EINVAL; break; diff --git a/include/trace/events/kvm.h b/include/trace/events/kvm.h index 2c735a3e6613..09509dee4968 100644 --- a/include/trace/events/kvm.h +++ b/include/trace/events/kvm.h @@ -17,7 +17,7 @@ ERSN(NMI), ERSN(INTERNAL_ERROR), ERSN(OSI), ERSN(PAPR_HCALL), \ ERSN(S390_UCONTROL), ERSN(WATCHDOG), ERSN(S390_TSCH), ERSN(EPR),\ ERSN(SYSTEM_EVENT), ERSN(S390_STSI), ERSN(IOAPIC_EOI), \ - ERSN(HYPERV) + ERSN(HYPERV), ERSN(ARM_NISV), ERSN(RDMSR), ERSN(WRMSR) TRACE_EVENT(kvm_userspace_exit, TP_PROTO(__u32 reason, int errno), diff --git a/include/uapi/linux/kvm.h b/include/uapi/linux/kvm.h index 4fdf30316582..df237bf2bdc2 100644 --- a/include/uapi/linux/kvm.h +++ b/include/uapi/linux/kvm.h @@ -248,6 +248,8 @@ struct kvm_hyperv_exit { #define KVM_EXIT_IOAPIC_EOI 26 #define KVM_EXIT_HYPERV 27 #define KVM_EXIT_ARM_NISV 28 +#define KVM_EXIT_RDMSR 29 +#define KVM_EXIT_WRMSR 30 /* For KVM_EXIT_INTERNAL_ERROR */ /* Emulate instruction failed. */ @@ -412,6 +414,14 @@ struct kvm_run { __u64 esr_iss; __u64 fault_ipa; } arm_nisv; + /* KVM_EXIT_RDMSR / KVM_EXIT_WRMSR */ + struct { + __u8 reply; + __u8 error; + __u8 pad[2]; + __u32 index; + __u64 data; + } msr; /* Fix the size of the union. */ char padding[256]; }; @@ -1031,6 +1041,7 @@ struct kvm_ppc_resize_hpt { #define KVM_CAP_PPC_SECURE_GUEST 181 #define KVM_CAP_HALT_POLL 182 #define KVM_CAP_ASYNC_PF_INT 183 +#define KVM_CAP_X86_USER_SPACE_MSR 184 #ifdef KVM_CAP_IRQ_ROUTING -- 2.17.1 Amazon Development Center Germany GmbH Krausenstr. 38 10117 Berlin Geschaeftsfuehrung: Christian Schlaeger, Jonathan Weiss Eingetragen am Amtsgericht Charlottenburg unter HRB 149173 B Sitz: Berlin Ust-ID: DE 289 237 879