Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp150578ybg; Tue, 28 Jul 2020 02:20:19 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzw9QrQu0Jelj9Sjz+yZWrI62Ceribexy6MrNMM8vfmgimudmVbpbejZOm6XQpvRWQfc/7D X-Received: by 2002:a17:906:198e:: with SMTP id g14mr23716055ejd.266.1595928019324; Tue, 28 Jul 2020 02:20:19 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595928019; cv=none; d=google.com; s=arc-20160816; b=etwvKyVAILsS3cy7a3b7L149KoqghBVP33c42Tqmgm9pVYzg2UEpkzrQtov1dUVcCl wFAaIeZSIENkbOWVI2pQXRRKwtlC47GFU/PzO4HTb0Q/IhgzXbRAnBE5OmL6iWK5lz7G LghTpe1RqEozWIyDeOjhgkxUBSNtiTw9FNae8oQqt0YZmnn9K89C7oy4WDC1bz3BBoxB H2VMibZBuczWgAnC7WflbIMq7ofwQ+0a6z2sC8fsOi4oFWz0khI3Z0ijXoe49yexngnj GQTvTNnv2Orj20f2Ma+tFLeTcJAWgsyKksrJs4sgGI9NFKxM7e2TQIepcQDgIcg/UoqF XoZg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=Jlap9/5dk8KWtoGhWc1HZn/eJR07N3yz1dFQNoUI38w=; b=aevRQVv1PI+cMDY7gZk0ctFeI/2O4e0UNEoUk+2jMNeV9Cqfdn6M2FIpyXMSH3jupc csgph7DlWu4GGt0eB/ECRNPlzfl5jZTubBoSifA3doqo4ZjM+qCpfckRM5AgWQyyVaBW wLPccCyp6IjViJ8/6i4Xe2qDoHHlM92JnBp+rCEAEHXNDbD9ogpjVY7oNYhzApL+6qyX oqYhNb1jUziBp0j1Gc56FKIjo+LIudQ3iVgtTmmSLB084iU3/SPyCG3dAldG5zsOCY1L N9A5IdcR1wCTQplPPuG0gLq/155L7WSlJBlmc1S7n+tBk0GF8NAB7MfR3Zu8alowsdnO r7Rg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mziHtOWc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w6si6430943ejc.605.2020.07.28.02.19.57; Tue, 28 Jul 2020 02:20:19 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=mziHtOWc; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728191AbgG1JTh (ORCPT + 99 others); Tue, 28 Jul 2020 05:19:37 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:44182 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728021AbgG1JTh (ORCPT ); Tue, 28 Jul 2020 05:19:37 -0400 Received: from mail-lj1-x241.google.com (mail-lj1-x241.google.com [IPv6:2a00:1450:4864:20::241]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0103CC061794 for ; Tue, 28 Jul 2020 02:19:37 -0700 (PDT) Received: by mail-lj1-x241.google.com with SMTP id f5so20327202ljj.10 for ; Tue, 28 Jul 2020 02:19:36 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=Jlap9/5dk8KWtoGhWc1HZn/eJR07N3yz1dFQNoUI38w=; b=mziHtOWcHiK9xk6wplNEr+rCLC0uTh86OzZiTA4tEgTmuB7tv/AE3R7555cvtrDOOo XjWKr4SfobnGZOL1fZ8zA/sGslNPbu/b6ghKwF0UqQdhb/uVmllgJ4JUbJdYNV1F2vKq FPNssOe2JNWl21ebgCs9pRR+LdXWxncEWz4n0Hhq6ZCpNDBVuXPXtcc9cjD3PT3pU/wg Hbh/TiYQlsXo3vJnnntu3izDQN4Cb1+n5aEinkh+ZHKN28Rp3DyWCFU6OPB2TDz2Xh4B TtcyiQgzlP835rYBfW6tk12eFNyZnnEmtPkZK+idJ4dLw6dlyND6n15c2j+hNthSTVw2 eB3g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=Jlap9/5dk8KWtoGhWc1HZn/eJR07N3yz1dFQNoUI38w=; b=iHTQn08wk07NbsA3ZJ4t6jNQ8tIFPWQ4fZ8KMntggQHpVnI9kmjfFWH5smiQig1huD ww4j9XPbFEiDDQo36dle4dGMOE2LCb5wn3pmoIuC5GV4wu+gDQuaqMr/xBKYTcrRgeOp 7UVy3F6ub27lNV6pNWCSkqtIyyQozdWS2GQaKjjPti7Tal03BGlc8RjWXn44fUyj0P+I plAUgkBQaV9ry6A0kB86tM413VeLWuiSfkT/VgAIoYdJGRpFqVqMAF+sVM1K09sGMD46 sa3LeiUVb8dgxf0nvw+fPd3U1yHtgreFTDjSh9pNZwFmiyLzPDVjmRC/6j7OtvrcVNtn axYg== X-Gm-Message-State: AOAM53174WGwwCEtMnFYI4BL1yuNZHoKsmINIONgeSFCIx4YpFyd0g56 eRk+UUtqUpMXN8hYFvx4BfcWcg== X-Received: by 2002:a2e:964d:: with SMTP id z13mr11721612ljh.98.1595927975435; Tue, 28 Jul 2020 02:19:35 -0700 (PDT) Received: from gilgamesh.semihalf.com (193-106-246-138.noc.fibertech.net.pl. [193.106.246.138]) by smtp.gmail.com with ESMTPSA id q22sm3643270lfc.33.2020.07.28.02.19.34 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Tue, 28 Jul 2020 02:19:34 -0700 (PDT) From: Grzegorz Jaszczyk To: tglx@linutronix.de, jason@lakedaemon.net, maz@kernel.org, s-anna@ti.com Cc: grzegorz.jaszczyk@linaro.org, robh+dt@kernel.org, lee.jones@linaro.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-omap@vger.kernel.org, linux-arm-kernel@lists.infradead.org, david@lechnology.com, wmills@ti.com, praneeth@ti.com Subject: [PATCH v4 0/5] Add TI PRUSS Local Interrupt Controller IRQChip driver Date: Tue, 28 Jul 2020 11:18:33 +0200 Message-Id: <1595927918-19845-1-git-send-email-grzegorz.jaszczyk@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi All, The following is a v4 version of the series [1][2][3] that adds an IRQChip driver for the local interrupt controller present within a Programmable Real-Time Unit and Industrial Communication Subsystem (PRU-ICSS) present on a number of TI SoCs including OMAP architecture based AM335x, AM437x, AM57xx SoCs, Keystone 2 architecture based 66AK2G SoCs, Davinci architecture based OMAP-L138/DA850 SoCs and the latest K3 architecture based AM65x and J721E SoCs. Please see the v1 cover-letter [1] for details about the features of this interrupt controller. More details can be found in any of the supported SoC TRMs. Eg: Chapter 30.1.6 of AM5728 TRM [4] Please see the individual patches for exact changes in each patch, following are the main changes from v3: - Change interrupt-cells to 3 in order to provide 2-level mapping description in DT for interrupts routed to the main CPU as Marc requested (patch #1 and patch #2). - Get rid of the two distinct code paths in the xlate function and allow to proceed only with 3 parameters description as Marc suggested (patch #2). - Due to above modification squash patch #6 of previous patchset into patch #2. - Merge the irqs-reserved and irqs-shared to one property (patch #1 and #2). [1] https://patchwork.kernel.org/cover/11034561/ [2] https://patchwork.kernel.org/cover/11069749/ [3] https://patchwork.kernel.org/cover/11639055/ [4] http://www.ti.com/lit/pdf/spruhz6 Best regards Grzegorz David Lechner (1): irqchip/irq-pruss-intc: Implement irq_{get,set}_irqchip_state ops Grzegorz Jaszczyk (1): irqchip/irq-pruss-intc: Add a PRUSS irqchip driver for PRUSS interrupts Suman Anna (3): dt-bindings: irqchip: Add PRU-ICSS interrupt controller bindings irqchip/irq-pruss-intc: Add logic for handling reserved interrupts irqchip/irq-pruss-intc: Add support for ICSSG INTC on K3 SoCs .../interrupt-controller/ti,pruss-intc.yaml | 157 +++++ drivers/irqchip/Kconfig | 10 + drivers/irqchip/Makefile | 1 + drivers/irqchip/irq-pruss-intc.c | 659 +++++++++++++++++++++ 4 files changed, 827 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/ti,pruss-intc.yaml create mode 100644 drivers/irqchip/irq-pruss-intc.c -- 2.7.4