Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp193773ybg; Tue, 28 Jul 2020 03:39:46 -0700 (PDT) X-Google-Smtp-Source: ABdhPJz1yzLNUYe7faxi3uWAoQe53ju0VlpgpbyFM19OLk7olkPylSZiB8wsLJJ5Sh+MPZrthuZJ X-Received: by 2002:a05:6402:1ca6:: with SMTP id cz6mr24428001edb.171.1595932785912; Tue, 28 Jul 2020 03:39:45 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595932785; cv=none; d=google.com; s=arc-20160816; b=K35QKZpmBOb6+fO7ztZoepDPyO182YcLCd3SHwVlb3JSoWLg/Vw0ZKHu4QBi4opcGR 83ZVEHYdhxDVlQe2MC5yw4IfuVa1pVNbYYJRTxUsp8slLt0G4+mNoW0S//6Ky4YUaBnu ry0gjsYS4+wRrYGWhTaTuGPIKd2oZdfnp5jPL9S29CBb5uei0/NwnZWdPq7nLmXDLu6I 3P9piWkN/pHaBNNZWZ3pnLn/Cq89Yv73d4QfVEFL9UbqTicUXoLmbTQ5J0FpWbqeC+KD 9NDbeY9G3IDbKo7I4FKPRAUOq73rh65Dj+LdsiFE2SmNudq5fAFG7O223BW93Emai0oS CZCw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version:dkim-signature; bh=DRhCSmIwi420CrkXUO97I66VCQgr7S8ldVnLi+5FGbg=; b=oUBpmLOpGybdUwli2N6yElgVmjcgcb2IvCaOAC85RQSF7uN9HYChTVZAS59nMZqAoT T9S249Ymvie557czlOQOMjzMNijW3JZ/wBMB4KA0ccEd6M/RAorgnbNRxLAVBSjjgz/b KHrOZIiP55uzOKJgwomaGtzJR6yPTnSJePaT235FTDwdnNhlJ8PJzW7X74E7+ZQIVwYk 3m7VM3Equ2Op7CccMGXlmPf6Yo6m3A3fRkT42IBWA2HIj7u42GK1zkepTrB/zqgIDphC lUHidklrZPClAZ0Ln7pOTctgRupdVADuYvChlLBy8DqFnB+O18zF31+iR+iUEqBTHdkz /x9g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@raspberrypi.com header.s=google header.b="ch9uv/BU"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=raspberrypi.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id m26si8614864ejn.625.2020.07.28.03.39.24; Tue, 28 Jul 2020 03:39:45 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@raspberrypi.com header.s=google header.b="ch9uv/BU"; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=raspberrypi.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728682AbgG1Kiq (ORCPT + 99 others); Tue, 28 Jul 2020 06:38:46 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:56462 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728566AbgG1Kip (ORCPT ); Tue, 28 Jul 2020 06:38:45 -0400 Received: from mail-wm1-x341.google.com (mail-wm1-x341.google.com [IPv6:2a00:1450:4864:20::341]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 8817EC061794 for ; Tue, 28 Jul 2020 03:38:44 -0700 (PDT) Received: by mail-wm1-x341.google.com with SMTP id d190so207134wmd.4 for ; Tue, 28 Jul 2020 03:38:44 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=raspberrypi.com; s=google; h=mime-version:references:in-reply-to:from:date:message-id:subject:to :cc; bh=DRhCSmIwi420CrkXUO97I66VCQgr7S8ldVnLi+5FGbg=; b=ch9uv/BUJSu3oSt8k3ciCSYlMfuMBNGz6xnHGp7pe0JFdEOFJ4ONqGzURQRAVpZQ1j FpQuHTgSEqbQq93FZtOKunxuGNo5G93RAsJhiHdV53vHprAEkGR5j7f7MOkYEj3AE6/L F/Xmr7t+LMIJH+1FxKTk3VVDE1kZsnSHmLc/iwzXGpb3jFjkXVD83X43M3+SS1oXMZwe d95QywpZiGc1PhTdgVi1tXmGewQLRDgVNtCxvXTL4iW2P7US1j5HQWyuFUSO0yud6p5o sOa01w7Ly9jiTvl/9YTMcWdEM9F5NImbBJmv/sqK0/gHMfWTTX5K3lttaLayQLF9zVL5 J/+Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:mime-version:references:in-reply-to:from:date :message-id:subject:to:cc; bh=DRhCSmIwi420CrkXUO97I66VCQgr7S8ldVnLi+5FGbg=; b=DROxn8M/F4JPWCbATm0zscKwXuWsplRmKlygwrNYnf3K2M3OVpUGAD523ziXsxYR3g 6alCWKE5717WTfqf7O8XCJ+xm7L1DZkMnquSWjRjeESA8nKl+KW0pxqlEkbFb4fy2SIb GDqTe+JNj/OQOpduOn/9pccbOQU0QWEJRYbOJwZ4MwzTF1gpsrmkjX1pMWphZyRzSZWe kxeY073OSiEYK2oxQHACvqeWEbOmY87J9TzXQ2Gd++udqZSiks8yj3t1hLHVJHP2pf/8 xpSwaNx3GJxtDIBzLiBYg8d0YTBdXkJ5WVkDS61q7uRABh3GZao8qRbE74Whn6rNgT5O Xz+Q== X-Gm-Message-State: AOAM532E/CAOdH0LC+gSvW7MwbubU6S0woocgSSC01JelmC5nw/R8B53 TeNAVwMUgzHbFlS6JYrLjOYLEPiU3jRotFIeazl2xg== X-Received: by 2002:a7b:cf18:: with SMTP id l24mr3417030wmg.116.1595932723328; Tue, 28 Jul 2020 03:38:43 -0700 (PDT) MIME-Version: 1.0 References: <8bfc2e06f1c2a1f01151880e62e816b3ee629a75.1594230107.git-series.maxime@cerno.tech> In-Reply-To: <8bfc2e06f1c2a1f01151880e62e816b3ee629a75.1594230107.git-series.maxime@cerno.tech> From: Dave Stevenson Date: Tue, 28 Jul 2020 11:38:26 +0100 Message-ID: Subject: Re: [PATCH v4 25/78] drm/vc4: crtc: Remove mode_set_nofb To: Maxime Ripard Cc: Nicolas Saenz Julienne , Eric Anholt , DRI Development , linux-rpi-kernel@lists.infradead.org, bcm-kernel-feedback-list@broadcom.com, linux-arm-kernel@lists.infradead.org, LKML , Tim Gover , Phil Elwell Content-Type: text/plain; charset="UTF-8" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Hi Maxime On Wed, 8 Jul 2020 at 18:43, Maxime Ripard wrote: > > On BCM2711 to avoid stale pixels getting stuck in intermediate FIFOs, the > pixelvalve needs to be setup each time there's a mode change or enable / > disable sequence. > > Therefore, we can't really use mode_set_nofb anymore to configure it, but > we need to move it to atomic_enable. > > Signed-off-by: Maxime Ripard Reviewed-by: Dave Stevenson > --- > drivers/gpu/drm/vc4/vc4_crtc.c | 7 +------ > 1 file changed, 1 insertion(+), 6 deletions(-) > > diff --git a/drivers/gpu/drm/vc4/vc4_crtc.c b/drivers/gpu/drm/vc4/vc4_crtc.c > index 284a85b9d7d4..2eda2e6429ec 100644 > --- a/drivers/gpu/drm/vc4/vc4_crtc.c > +++ b/drivers/gpu/drm/vc4/vc4_crtc.c > @@ -376,11 +376,6 @@ static void vc4_crtc_config_pv(struct drm_crtc *crtc) > } > } > > -static void vc4_crtc_mode_set_nofb(struct drm_crtc *crtc) > -{ > - vc4_crtc_config_pv(crtc); > -} > - > static void require_hvs_enabled(struct drm_device *dev) > { > struct vc4_dev *vc4 = to_vc4_dev(dev); > @@ -433,6 +428,7 @@ static void vc4_crtc_atomic_enable(struct drm_crtc *crtc, > require_hvs_enabled(dev); > > vc4_crtc_pixelvalve_reset(crtc); > + vc4_crtc_config_pv(crtc); > > CRTC_WRITE(PV_CONTROL, CRTC_READ(PV_CONTROL) | PV_CONTROL_EN); > > @@ -791,7 +787,6 @@ static const struct drm_crtc_funcs vc4_crtc_funcs = { > }; > > static const struct drm_crtc_helper_funcs vc4_crtc_helper_funcs = { > - .mode_set_nofb = vc4_crtc_mode_set_nofb, > .mode_valid = vc4_crtc_mode_valid, > .atomic_check = vc4_crtc_atomic_check, > .atomic_flush = vc4_hvs_atomic_flush, > -- > git-series 0.9.1