Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp568991ybg; Tue, 28 Jul 2020 13:03:20 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxHlvKvnMDdd9mYZEns4ADPhrzR6h/Am5HR+Va/ATcd45+Loexu77jh4sljuzkpLrxfDo9r X-Received: by 2002:a05:6402:b1a:: with SMTP id bm26mr27248560edb.144.1595966600253; Tue, 28 Jul 2020 13:03:20 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1595966600; cv=none; d=google.com; s=arc-20160816; b=WUTicweKtbr88JuwbAk5Zxq6QMlfmhrtTOuxYIZq7N02JHkYpnb6LjUxNVB6gNIewO 0P5oOV6G07FbwECXG44ILARMTLp57a+8/21qP22MAYkM7abXXXbL6WZ+sSPDopl2Yo+f B+gq+Pt3mIGtNdJuid9NjIzZ8JP74KajCMT9l0K9V9tZRCwbphqxRTkZuhA17l9mHtnq ze/vWR/VoD5UlYdGx/vOhntZVFzuE2h3QCR98oUXuKXlaNQcbV+7fDsqN9m0YDmS1Rlq 5m8SAHxNL0+NLgOi41WociO4YxliUt4LrsJIpjqW2tnR8wnQm3ze+Z9ztyzRkQ95N9Ua MDRA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from; bh=sW6kezD+iwbDkVsChgmpfCCVZ/hbehP6BmQ40U6ghEw=; b=k4QHdxUVkBeTDPikcaye1H7ayC8HRTHZATR6QMsAs25ixNE+EkbHVNudm5tIgloTNO Vn9fuTE3qcAumagcFbKlzYIMJwOG1s8G1qdxhcgBiuWhNpObYBX6/NQCW2/JRr7KMPTu uI2V2JDCyCriJ6EgUitt/yF5ot7Z2TpnMzflpQ/EjqGRZ5SD7vDIkFn5hcCJRFhNKIth BlcqrUjPq1T3lkDktwUy/X9Lgf87pAjwcMGDBr+ZU/2UlvFc4VK5nGumOI1RCOA9cTq5 vzU4zif98T9K8tHkIxp7D3OMx480dnKjFlH/+h2a23G9gK5ooGTpxqzKQPAnYJ9aQEUD k2ag== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id bk22si8432629ejb.657.2020.07.28.13.02.58; Tue, 28 Jul 2020 13:03:20 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1732388AbgG1S1F (ORCPT + 99 others); Tue, 28 Jul 2020 14:27:05 -0400 Received: from cloudserver094114.home.pl ([79.96.170.134]:58250 "EHLO cloudserver094114.home.pl" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728401AbgG1S1E (ORCPT ); Tue, 28 Jul 2020 14:27:04 -0400 Received: from 89-64-88-69.dynamic.chello.pl (89.64.88.69) (HELO kreacher.localnet) by serwer1319399.home.pl (79.96.170.134) with SMTP (IdeaSmtpServer 0.83.415) id bb7211caf378c593; Tue, 28 Jul 2020 20:27:01 +0200 From: "Rafael J. Wysocki" To: Francisco Jerez Cc: "Rafael J. Wysocki" , Linux PM , Linux Documentation , LKML , Peter Zijlstra , Srinivas Pandruvada , Giovanni Gherdovich , Doug Smythies Subject: Re: [PATCH] cpufreq: intel_pstate: Implement passive mode with HWP enabled Date: Tue, 28 Jul 2020 20:27:00 +0200 Message-ID: <2440238.9qpzlEPeD7@kreacher> In-Reply-To: <878sf4gyix.fsf@riseup.net> References: <3955470.QvD6XneCf3@kreacher> <1818916.Mrn9nftLre@kreacher> <878sf4gyix.fsf@riseup.net> MIME-Version: 1.0 Content-Transfer-Encoding: 7Bit Content-Type: text/plain; charset="us-ascii" Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Tuesday, July 28, 2020 4:32:22 AM CEST Francisco Jerez wrote: > > "Rafael J. Wysocki" writes: > > > On Tuesday, July 21, 2020 1:20:14 AM CEST Francisco Jerez wrote: > > > > [cut] > > > >> > > >> > However, in the active mode the only updater of hwp_req_cached is > >> > intel_pstate_hwp_set() and this patch doesn't introduce any > >> > differences in behavior in that case. > >> > > >>=20 > >> intel_pstate_hwp_set() is the only updater, but there are other > >> consumers that can get out of sync with the HWP request value written by > >> intel_pstate_set_energy_pref_index(). intel_pstate_hwp_boost_up() seems > >> like the most concerning example I named earlier. > >>=20 > >> >> > So there may be a short time window after the > >> >> > intel_pstate_set_energy_pref_index() invocation in which the new EPP > >> >> > value may not be in effect, but in general there is no guarantee th= > at > >> >> > the new EPP will take effect immediately after updating the MSR > >> >> > anyway, so that race doesn't matter. > >> >> > > >> >> > That said, that race is avoidable, but I was thinking that trying to > >> >> > avoid it might not be worth it. Now I see a better way to avoid it, > >> >> > though, so I'm going to update the patch to that end. > >> >> > > >> >> >> Seems like a bug to me. > >> >> > > >> >> > It is racy, but not every race is a bug. > >> >> > > >> >> > >> >> Still seems like there is a bug in intel_pstate_set_energy_pref_index= > () > >> >> AFAICT. > >> > > >> > If there is a bug, then what exactly is it, from the users' perspectiv= > e? > >> > > >>=20 > >> It can be reproduced easily as follows: > >>=20 > >> | echo 1 > /sys/devices/system/cpu/intel_pstate/hwp_dynamic_boost > >> | for p in /sys/devices/system/cpu/cpufreq/policy*/energy_performance_pr= > eference; do echo performance > $p; done > > > > Is this the active mode or the passive mode with the $subject patch appli= > ed? > > > > If the former, the issue is there regardless of the patch, so it needs to= > be > > fixed. > > > > If the latter, there should be no effect of hwp_dynamic_boost (which was > > overlooked by me). > > > > This seems to be a problem in active mode only, so yeah the bug exists > regardless of your patch, but the fix is likely to allow you to simplify > this series slightly if it allows you to take full advantage of > hwp_req_cached and drop the additional EPP cache. The additional EPP cache is there to avoid synchronizing the scheduler context directly with a random process running on another CPU and doing things that may take time. The difference between the active mode and the passive mode in this respect is that in the latter case hwp_req_cached generally needs to be updated from the scheduler context, whereas in the former case it does not. [cut] > >> No, I explicitly dismissed that in my previous reply. > > > > But at the same time you seem to agree that without the non-CPU component > > (or thermal pressure) the existing CPU performance scaling would be > > sufficient. > > > > Yes, but not necessarily in order to allow the non-CPU component to draw > more power as you said above, but also because the existence of a > bottleneck in a non-CPU component gives us an opportunity to improve the > energy efficiency of the CPU, regardless of whether that allows the > workload to run faster. But why would the bottleneck be there otherwise? > > [cut] > > > >> > Yes, it is, and so I don't quite see the connection between it and my = > question. > >> > > >> > Apparently, the unmodified performance scaling governors are not > >> > sufficient, so there must be something beyond the above which allows > >> > you to determine the frequency in question and so I'm asking what that > >> > is. > >> > > >>=20 > >> The underlying heuristic assumption is the same as I outlined above, but > >> in any implementation of such a heuristic there is necessarily a > >> trade-off between responsiveness to short-term fluctuations and > >> long-term energy usage. This trade-off is a function of the somewhat > >> arbitrary time interval I was referring to as "immediate past" -- A > >> longer time parameter allows the controller to consider a greater > >> portion of the workload's history while computing the response with > >> optimal energy usage, at the cost of increasing its reaction time to > >> discontinuous changes in the behavior of the workload (AKA increased > >> latency). > > > > OK > > > >> One of the key differences between the governor I proposed and the > >> pre-existing ones is that it doesn't attempt to come up with a magic > >> time parameter that works for everybody, because there isn't such a > >> thing, since different devices and applications have latency > >> requirements which often differ by orders of magnitude. > > > > The problem with this approach is that, generally speaking, the kernel > > has a definition of "close past" already, which comes from the PELT > > signal in the scheduler. > > > > That signal is used for more than just CPU performance scaling and there > > is a reason for that, as the scheduler's decisions generally need to be > > aligned with CPU performance scaling decisions. > > > > Yes, I fully agree that in an ideal world the response latency > constraint I was referring to above would be tracked per-scheduling > entity and used as definition of "close past" by PELT too -- Actually I > think I mentioned I was working on a prototype with scheduler-level > tracking of latency constraints, but other folks requested the RFC to be > based on a simpler interface not requiring scheduler surgery to > implement, which is why I came up with the PM QoS-based interface. I > believe we have discussed exposing this latency constraint as a third > clamp similar to utilization clamps -- I would be fine with such an > interface if you think it's the way to go. I'm not sure yet to be honest. > That said, in most practical cases it should be possible to take close > to full advantage of the response latency information from the schedutil > governor, even if it's provided via PM QoS rather than having > per-scheduling entity granularity -- The time parameter used to control > CPU frequency would just be the most strict among the applications > running in the system, which should prevent performance loss in > applications with a low latency constraint, but might cause us to miss > out some opportunities for energy optimization in a multitasking > environment compared to the full scheduling-based solution. Doesn't > seem like a deal-breaker to me though and it makes the code > substantially easier to review. I agree on the simplicity side, but the reason why I think that the scheduler needs to be involved ultimately is because it may have a reason to ignore the bottleneck and go ahead with its decisions anyway.