Received: by 2002:a25:ca44:0:0:0:0:0 with SMTP id a65csp1810475ybg; Thu, 30 Jul 2020 03:19:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyi78iZUHvnvJWUZ3hwS2snLbRiqgxj2ZkTZZAxYavNltp8NOlPIx31JYXy4Smw17Sy+I/N X-Received: by 2002:a17:906:4f82:: with SMTP id o2mr1949089eju.424.1596104351059; Thu, 30 Jul 2020 03:19:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596104351; cv=none; d=google.com; s=arc-20160816; b=Mb+0/iW2l9hvhFhsXKmzUj3Zgwd1z+lfVcO1rxreN0MbXFJVYkcIKibsHKAgdAri0J SDycXHEhOEX+E/FraREJHDqqrXQf8xL0c9lb138/UW6QiS6tiZL3d7p2KRO4U/w2DByS hzCho+WFiNede9ND7I6I/QyvUiQdWQ5XPi2Z5kzfnp7Y2dUqkEwMEdguEqzMWbpEjzEO OBaT1jpdanu3+nM2Pz3xLXg9uFwSDCL09oAhLnQhSTueb9FvtS6X7I6wTtq5GbPfHTQB U4GvmLyYVajbt1sTaQ8OQQrbUrPvAwedbl9Hq9KOc8PCbdSyg47+MB4uJRpFfmSpzxk4 8P/Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:cc:to:subject:message-id:date:from :in-reply-to:references:mime-version; bh=s4EQmpqp34f+LT/By/bNfFAv095lRknNlYIaCdkZIfs=; b=j04utX39pk+Uj9vZbQtfsjh6Lbr1eDgxWDCux5FOPG3UXaUMNoKp//GyHt0DeurHr4 rT6/VfWpnK+CDD8z7VMQnGx9tz2yeB4PacTPljHVQHyUQdP47B/JLk+cI3qNDLfD+A10 kaZGUUPBpr2SQ4NSLHvgGwE1fVS4v7/sTQ9LjDbGLaCH+SYEGCIZ/X0Sd5pRNKB7LtuB Yjrn6GhHiMfxNpkPgBqZXoULpkdHmZFswULsFTuz+9jKdFlFm+RVhGc27xGZWgRv+RmY dBBTSiANrMzKaxodJrGBEwIyyomlTUCGyO6qLxSWncQGbi2mc7bQPMww0wlXcLLeRoBY CxrA== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id n8si3312021eda.140.2020.07.30.03.18.48; Thu, 30 Jul 2020 03:19:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726899AbgG3KSO (ORCPT + 99 others); Thu, 30 Jul 2020 06:18:14 -0400 Received: from mout.kundenserver.de ([212.227.126.130]:47337 "EHLO mout.kundenserver.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726287AbgG3KSN (ORCPT ); Thu, 30 Jul 2020 06:18:13 -0400 Received: from mail-qk1-f171.google.com ([209.85.222.171]) by mrelayeu.kundenserver.de (mreue011 [212.227.15.129]) with ESMTPSA (Nemesis) id 1MRC7g-1kOEfH2JXQ-00N93h for ; Thu, 30 Jul 2020 12:18:11 +0200 Received: by mail-qk1-f171.google.com with SMTP id b79so25021492qkg.9 for ; Thu, 30 Jul 2020 03:18:10 -0700 (PDT) X-Gm-Message-State: AOAM531pv/RW11PiVAF7pbM8Byx/cjwkuhQ2VC2iRO0AXIMqcNHE8zN5 UTkNZcxPPl11jfYfALUilV/cUBsUiLZUp3gYT3w= X-Received: by 2002:a37:385:: with SMTP id 127mr35163874qkd.3.1596104289349; Thu, 30 Jul 2020 03:18:09 -0700 (PDT) MIME-Version: 1.0 References: <20200504091018.GA24897@afzalpc> <20200511142113.GA31707@afzalpc> <20200512104758.GA12980@afzalpc> <20200514111755.GA4997@afzalpc> <20200514162535.GP1551@shell.armlinux.org.uk> <20200514234013.GQ1551@shell.armlinux.org.uk> In-Reply-To: From: Arnd Bergmann Date: Thu, 30 Jul 2020 12:17:52 +0200 X-Gmail-Original-Message-ID: Message-ID: Subject: Re: ARM: static kernel in vmalloc space To: Linus Walleij Cc: Russell King - ARM Linux admin , afzal mohammed , Linux ARM , "linux-kernel@vger.kernel.org" Content-Type: text/plain; charset="UTF-8" X-Provags-ID: V03:K1:VBeb0vS6YbnrS4P9dnsvNYqBjD2aZQWD0TWhNzK3R9Pwure+UPj Oz81g4J8AWd3T6zHv4ZOEVBjydqbUy7OIFIlvQ0anxbBfhs1FkYqQVCTlTtD2QgiRwlAQwy GPgDf3WtYeQqnO0bbjgcnL1Y0K5qd7cO/V+PHtYS1YBCnrG/0eu40r1BFnTQffOuK4P4/ao YBzeYMnbivdkgs6QTB4dA== X-Spam-Flag: NO X-UI-Out-Filterresults: notjunk:1;V03:K0:yF1rdyvFDis=:r7btjw+E3DlWGDxZKPwQmo haDvHn9gFbfifyNHO2MHyxtSBQAEWnPEaKf6DkySoa0G9EpTwBMpSXQxPauqPdodBJoC0lk6/ FqxFQSglM5NuM8A/6kSgErQBHLSu5vs8F/FwJiakp2sIFrvMa8P5aOja4kc03Ge4oW3S1eMlt vpLlAw5Mh5k4rJxrtRrmiJo9tbzdDs8IRrj3wQmkS0126jPkMoVZ5YmhSZyUQfG5PsgcZJg59 fZ6g8vp93eIIUOQSt/pKr4L+eTRQ+dHW+zc9Vuw6Td92AKH6fYSvtLcwipCBHdKQeIDirnX7E abL1XpZ+6mADZbhcwyWHPd53fBC7eD95ya6pFezMqLMO83+J+WevmPyHgCr4VCehCxVN8MdU3 0Fqr+7GLgDt53v0EvLEcWtGlsCSfALCwYRT07IfhbUwVcsBN0+40Wvr8ENkv8LWl91QhB/G0k ArFtRdxeG2sZcbCP75cdTHfCAXIBx3zRluT/IOVJD01S8aTjCrXrwz8gzl++pafBkEC8L+Fg2 j/8gQ5rawpKU7Q8ywi7gLD6iTCltOwWEYH2ckZ1CI0/BfwasPqZqEXZSfodKUyPWPqyTv+o8M L9++M4cDzmlW1MdewytGscSQAwlzO2Hy6m0lFFRjllilNfzMK/VU1GMkYnVHPy44w2XImkP2V hKzrunxRfFGBM78bQL8WrOkpxHUsZZHmaZ9LhWmLY+qx6EIvwr7vQYp2Yu7iSq7LxgGiyE649 gNXhsozxPRnccflfEaZgo/g7ys1sFWmbjeSmvB+ja+eVZ1EStYAOReYRJovLplWnh1D1+z3NF ISHXjzh+gpzVH237GOEDvKHEFTco21L4wIEJVYoeVMnSkC0Dp8RieSmAOF53Ab46O4qHp7k8Y u/LvBv17s7yCPSCLt3I16o9Cknn9UI9zlfVSMXQBI1HistDvLzy7r+jwKhlX/4GapHp1rFYA0 QIRKT8w7f9Iv8SaszMJW/10D7a5UzmaG5NH94ZfZIMQ+w843FmBA8 Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jul 30, 2020 at 11:33 AM Linus Walleij wrote: > On Fri, May 15, 2020 at 5:41 PM Arnd Bergmann wrote: > > [Russell] > > > There are some aliasing VIPT implementations on ARMv6, but I don't > > > remember how common. > > > > I thought it was only realview-pb and omap2, but it seems there > > are more, at least ast2500 is an important example. > > > > I could not find information about integrator-cp and picoxcell. > (...) > > integrator CM1136JF-S core module: arm1136r?, 16kb non-aliasing VIPT > > ? integrator CTB36 core tile: arm1136r?, ??? > > These do exist, the Integrators have pluggable CPU core modules. > What you do is populate the core module slot on the Integrator CP > with a CM1136. Here the question is really what the cache size would be. 16kb caches are non-aliasing, while 32kb caches would be aliasing. The particular core revision would tell you whether this is an ARMv6 (1136r0) or ARMv6k (1136r1) implementation. > That said, I think I am the only user of the Integrator/CP actual > hardware. And I don't have this core module. So I think it will be > safe to drop support for that specific VIPT implementation by the > token that if a tree falls in the forest and noone > is there to hear it, it does not make a sound. > > As for physically existing VIPT 1136/1176 systems the Ambarella > legacy SoCs that are not upstream is the big consumer of these. > > Ambarella's main customer is GoPro cameras and similar > products. I have no idea if they ever upgrade kernels on these > things though, I think not, but it would be great if someone knows > them and can ask whether this is a concern for them. (They > should be working with the community IMO, but is one of those > companies that for some reason do not.) It seems unlikely that there is still enough interest in the old GoPro chips. Apparently GoPro Hero3+ from 2013 already used a Cortex-A9 based Ambarella chip, and according to Wikipedia in 2017 they started making their own SoCs rather using Ambarella's. I found some source code for both the arm11 version [1] and the Cortex-A9 based chips, the last update on either of those that was in 2016. The boot log in [2] shows this is a nonaliasing cache btw. Anyway, as I said earlier, as long as AST2500 (or OMAP2) is used, aliasing dcaches remain a concern for ARMv6-enabled kernels. Arnd [1] https://github.com/evilwombat/gopro-linux/tree/master/arch/arm/mach-ambarella [2] https://www.tapatalk.com/groups/goprouser/hero3-black-firmware-studies-physical-teardown-pho-t10016-s10.html#p58148