Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp266308pxa; Fri, 31 Jul 2020 11:24:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJwb9VoGgk7Qe/uPOuV+v/KaBvWIuzvelPi0qlR/5slA9lgGYiJCWaV4q4y0IfF+P4MbwzC+ X-Received: by 2002:a17:906:b6d0:: with SMTP id ec16mr5271436ejb.94.1596219850194; Fri, 31 Jul 2020 11:24:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596219850; cv=none; d=google.com; s=arc-20160816; b=tgXsxgFoqER4aeb+1Zi1zOzm40qzkCp/QKY1oHIkRTniIJxhPknF5ppHDw4v2RH7dx o1atG7KlX/9vtipa5xCIcchYO4Aw0kVLMDVgUWv+LM1+SvStBopsyJ0JR2tlvXTS+N7x 7zsMnM79Sdd2ySyTygCpnGd7nj13i+kibw55vZhSctUmGQsPirbHeqaqtlv9Q4nEjZ99 SsO6dTnjAZj7180hUE1lbWEdQ21Xig5lEamLHwmxUjwJcbQs0JgrbITvu/NfR+qvameQ IbsBdiXGsKuDY3REmK765KFUKBbWNEcSaPWwrPxcXlrG4kSsemsY/r0LCJSF558p146r M0vQ== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date; bh=CGQZVvC23cLLHBAeXjXhXvK/cZaKYxFm+51RJfCopiY=; b=GMYtkzdyJ6wVCLqNupqj1oKuPvAGEOM2pd8nfowYWIey9n6tm9VtaQ++667YTLT+Iy ykeFJ7T5Vp+fh//CqEvoet/rEaEWA5NEbuDhdGWzDeJImci4Dj49GtV2/rjoHewlH59M apY+/7zxl13EQnDq7PHor+o20PmghLp4xLS1d0I/AM7iyL74igkbANokBOxLyTzBomGh V5eI6no5xV1oZ8YrvB8KHXllDLaGUsdayx8wQWIOWVAtL4XONv7qaHnVbIjZgedmdWnd VcWRSNbEnLtVs25Ty3e+IRXjM77kHx/Y0PzEoJJDHZF/MPJCxK5H5QAHtwH760FJHPYg 5pJw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id s10si5798146ejd.553.2020.07.31.11.23.45; Fri, 31 Jul 2020 11:24:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S2387722AbgGaSXT (ORCPT + 99 others); Fri, 31 Jul 2020 14:23:19 -0400 Received: from mail-io1-f68.google.com ([209.85.166.68]:33695 "EHLO mail-io1-f68.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1730040AbgGaSXT (ORCPT ); Fri, 31 Jul 2020 14:23:19 -0400 Received: by mail-io1-f68.google.com with SMTP id d18so32581674ion.0; Fri, 31 Jul 2020 11:23:18 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:date:from:to:cc:subject:message-id:references :mime-version:content-disposition:in-reply-to; bh=CGQZVvC23cLLHBAeXjXhXvK/cZaKYxFm+51RJfCopiY=; b=VqM981brEZeVC8IC8dwOc7i7CZ+vDyMIX6M2jDx8gOHERNUy61tqRhbtKrAVKELzj1 Wqqy53QOHyjndZ5NKMzls9YEnWtEJcniKlepBUwtomMXzRKKTKJ1KY2RbvlJwEvLjtz4 3iKvYJnUMUv9NfitJ5Mj3gI3jkoJkgOqWP+iPVHGdcQipfpGqYhT/56DT0DxAkvIxbaq jqquGOQrGeo83Kes/bOoOnftA3ssnZL4DjDJEl0mISqD59meVj4iHIMUF/kyxlm2TQR2 fLc/YTkVrqnp5m2wADK/lV3XMEsTVUN2Tenycev5x+OlK6/9KoM8KhU4whVIli8SN1yS 3jBQ== X-Gm-Message-State: AOAM530RERUVVbuZQ4KbeCalaGLXlktWDGOQ6Uw++SpoYHU70SxNawMK B3QvoFQJDI372+H34disjw== X-Received: by 2002:a5e:c316:: with SMTP id a22mr4763149iok.57.1596219797902; Fri, 31 Jul 2020 11:23:17 -0700 (PDT) Received: from xps15 ([64.188.179.252]) by smtp.gmail.com with ESMTPSA id u3sm5145028ilq.37.2020.07.31.11.23.16 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Fri, 31 Jul 2020 11:23:17 -0700 (PDT) Received: (nullmailer pid 525392 invoked by uid 1000); Fri, 31 Jul 2020 18:23:16 -0000 Date: Fri, 31 Jul 2020 12:23:16 -0600 From: Rob Herring To: Daniel Palmer Cc: soc@kernel.org, linux-kernel@vger.kernel.org, devicetree@vger.kernel.org, linux@armlinux.org.uk, w@1wt.eu Subject: Re: [RFC PATCH 1/3] dt: bindings: interrupt-controller: Add binding description for msc313-intc Message-ID: <20200731182316.GB520811@bogus> References: <20200730130044.2037509-1-daniel@0x0f.com> <20200730130044.2037509-2-daniel@0x0f.com> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200730130044.2037509-2-daniel@0x0f.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Thu, Jul 30, 2020 at 10:00:42PM +0900, Daniel Palmer wrote: > Adds a YAML description of the binding for the msc313-intc. > > Signed-off-by: Daniel Palmer > Tested-by: Willy Tarreau > --- > .../mstar,msc313-intc.yaml | 79 +++++++++++++++++++ > MAINTAINERS | 1 + > 2 files changed, 80 insertions(+) > create mode 100644 Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml > > diff --git a/Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml b/Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml > new file mode 100644 > index 000000000000..e87c72d452c3 > --- /dev/null > +++ b/Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml > @@ -0,0 +1,79 @@ > +# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) > +# Copyright 2020 thingy.jp. > +%YAML 1.2 > +--- > +$id: "http://devicetree.org/schemas/interrupt-controller/mstar,msc313-intc.yaml#" > +$schema: "http://devicetree.org/meta-schemas/core.yaml#" > + > +title: MStar/SigmaStar ARMv7 SoC Interrupt Controller Device Tree Bindings > + > +maintainers: > + - Daniel Palmer > + > +allOf: > + - $ref: /schemas/interrupt-controller.yaml# > + > +properties: > + "#interrupt-cells": > + const: 2 > + > + compatible: > + enum: > + - mstar,msc313-intc-irq > + - mstar,msc313-intc-fiq > + > + reg: > + maxItems: 1 > + > + interrupt-controller: true > + > + mstar,gic-offset: > + description: > + Offset added to the intc irq number to get the parent GIC irq. > + allOf: > + - $ref: /schemas/types.yaml#/definitions/uint32 > + - minimum: 0 > + maximum: 255 > + > + mstar,nr-interrupts: > + description: > + Number of interrupt lines this intc has. Generally, no other interrupt controller needs this type of property, why do you? Can't this be implied by the compatible string? Same question for mstar,gic-offset. > + allOf: > + - $ref: /schemas/types.yaml#/definitions/uint32 > + - minimum: 0 > + maximum: 255 > + > +required: > + - "#interrupt-cells" > + - compatible > + - reg > + - interrupt-controller > + - mstar,gic-offset > + - mstar,nr-interrupts > + > +additionalProperties: false > + > +examples: > + - | > + intc_fiq: intc@201310 { > + compatible = "mstar,msc313-intc-fiq"; > + interrupt-controller; > + reg = <0x201310 0x40>; > + #interrupt-cells = <2>; > + interrupt-parent = <&gic>; > + mstar,gic-offset = <96>; > + mstar,nr-interrupts = <32>; > + }; > + > + - | > + intc_irq: intc@201350 { > + compatible = "mstar,msc313-intc-irq"; > + interrupt-controller; > + reg = <0x201350 0x40>; > + #interrupt-cells = <2>; > + interrupt-parent = <&gic>; > + mstar,gic-offset = <32>; > + mstar,nr-interrupts = <64>; > + }; > + > +... > diff --git a/MAINTAINERS b/MAINTAINERS > index 9b35edac7ef7..cf64b4b90222 100644 > --- a/MAINTAINERS > +++ b/MAINTAINERS > @@ -2140,6 +2140,7 @@ L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) > S: Maintained > W: http://linux-chenxing.org/ > F: Documentation/devicetree/bindings/arm/mstar/* > +F: Documentation/devicetree/bindings/interrupt-controller/mstar,msc313-intc.yaml > F: arch/arm/boot/dts/infinity*.dtsi > F: arch/arm/boot/dts/mercury*.dtsi > F: arch/arm/boot/dts/mstar-v7.dtsi > -- > 2.27.0 >