Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2203126pxa; Mon, 3 Aug 2020 09:57:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxUiVtvTx9j9Hr+c96v2QEqIuHxAc4hGfAmXPvWYR/sZD+BrVcQsfv5hpmpQJcjZxKgNVy7 X-Received: by 2002:a50:f396:: with SMTP id g22mr16638748edm.220.1596473830161; Mon, 03 Aug 2020 09:57:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596473830; cv=none; d=google.com; s=arc-20160816; b=SvoSvAt+MPAmqkR0IzrUPZjDwJXN5sTdqz3IcF9a4qmLGxYxFS2INV1O4tnKZ+vKQn CEPRFYsTGQfayuyKOLDWAsv9y50pBn7/mb53XYBQigUb6pwMxfYvEXovQNOnFxRurmto vKab6jr3dfBZhtrPqJUwZhN76sCYQTjCBXx7AsA5wChxpXnPAEvsFKM4PmaGTjxOmoIO UcNndTuRaXiXouD4xxIhdbw8X+YzOQkTb0LmaSXg2tO5hDmWepWY3ZxYUJXwTtNEtW8Z X5DTdP2pLKh3iQzeh2ApP5JYFIp5cOiCnlGiIIiSRCzbRQc1Kye0nF7uzQuMMI/ZluVI 6Ifw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:mime-version:user-agent:references :in-reply-to:subject:cc:to:from:message-id:date; bh=iUoiewynTwOXSpEFwOXe8tQWJezF/MhvezKYujUnCiM=; b=rkNO/GcgfNtRiWvHVXViSF4rgYQUjBhKnUzqLxxguT9Z23YRzVLCamIR3//tc8+JFt T0w9mru5iaHRKLJ8sTwz0TBk2u863rSyHYE3coSppfCVFftctE5QkEuK4FGfddXy6CDS j2IZn7tSAf93XHWVTAinCqCTviYrnbZrQx2e6YuXlvMkIkSW+gqZGsBNk8lvSZKBeF9J ojHDvysyFydEwBzCqBhj0qJm+vYKtgOLpJXJJZKxuu+B5+mNOBu1X/bDtr5YFh0v5OE1 krs5fEGAYpWM907KdMknvJ9K8OYhOWMGi29NykgzPdmuZ6/T61GPv3Dct6ohLELEmiJT uuVw== ARC-Authentication-Results: i=1; mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id dc15si10639661ejb.374.2020.08.03.09.56.47; Mon, 03 Aug 2020 09:57:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726913AbgHCQ4f (ORCPT + 99 others); Mon, 3 Aug 2020 12:56:35 -0400 Received: from mx2.suse.de ([195.135.220.15]:40300 "EHLO mx2.suse.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726356AbgHCQ4f (ORCPT ); Mon, 3 Aug 2020 12:56:35 -0400 X-Virus-Scanned: by amavisd-new at test-mx.suse.de Received: from relay2.suse.de (unknown [195.135.221.27]) by mx2.suse.de (Postfix) with ESMTP id 19217AB71; Mon, 3 Aug 2020 16:56:49 +0000 (UTC) Date: Mon, 03 Aug 2020 18:56:33 +0200 Message-ID: From: Takashi Iwai To: "Lu, Brent" Cc: Pierre-Louis Bossart , Guennadi Liakhovetski , "alsa-devel@alsa-project.org" , "Kuninori Morimoto" , Kai Vehmanen , "Rojewski, Cezary" , Jie Yang , "linux-kernel@vger.kernel.org" , Takashi Iwai , Liam Girdwood , "Sam McNally" , Mark Brown , "Ranjani Sridharan" , Daniel Stuart , Andy Shevchenko , Yu-Hsuan Hsu , Damian van Soelen , "yuhsuan@google.com" Subject: Re: [PATCH v3 2/2] ASoC: Intel: Add period size constraint on strago board In-Reply-To: References: <1596020585-11517-1-git-send-email-brent.lu@intel.com> <1596198365-10105-1-git-send-email-brent.lu@intel.com> <1596198365-10105-3-git-send-email-brent.lu@intel.com> <63bca214-3434-16c6-1b60-adf323aec554@linux.intel.com> User-Agent: Wanderlust/2.15.9 (Almost Unreal) SEMI/1.14.6 (Maruoka) FLIM/1.14.9 (=?UTF-8?B?R29qxY0=?=) APEL/10.8 Emacs/25.3 (x86_64-suse-linux-gnu) MULE/6.0 (HANACHIRUSATO) MIME-Version: 1.0 (generated by SEMI 1.14.6 - "Maruoka") Content-Type: text/plain; charset=US-ASCII Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Mon, 03 Aug 2020 18:45:29 +0200, Lu, Brent wrote: > > > > Hi Takashi, > > > > > > I've double checked with google. It's a must for Chromebooks due to > > > low latency use case. > > > > I wonder if there's a misunderstanding here? > > > > I believe Takashi's question was "is this a must to ONLY accept 240 samples > > for the period size", there was no pushback on the value itself. > > Are those boards broken with e.g. 960 samples? > > I've added google people to discuss directly. > > Hi Yuhsuan, > Would you explain why CRAS needs to use such short period size? Thanks. For avoid further misunderstanding: it's fine that CRAS *uses* such a short period. It's often required for achieving a short latency. However, the question is whether the driver can set *only* this value for making it working. IOW, if we don't have this constraint, what actually happens? If the driver gives the period size alignment, wouldn't CRAS choose 240? Takashi