Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2308063pxa;
        Mon, 3 Aug 2020 12:45:21 -0700 (PDT)
X-Google-Smtp-Source: ABdhPJxzey0r38dn7QVOLfNrEqn/7qsefhNUM8ozYPjEe0sOsnaTXJOX2Mj3i7XSYT118TEXB+FM
X-Received: by 2002:a17:906:c7d3:: with SMTP id dc19mr18361609ejb.495.1596483921651;
        Mon, 03 Aug 2020 12:45:21 -0700 (PDT)
ARC-Seal: i=1; a=rsa-sha256; t=1596483921; cv=none;
        d=google.com; s=arc-20160816;
        b=IM/7t9w7rH2/o33O099AdSWmqzstIx23jU0zFd1cgJGUefEc30cX8KiLe+aBXN0KeM
         v60kyUNGlkQiQBt6232qJtSjyw7RK+6n0XotkhldcEeBfqc4L097CNKOIFc1UcJ0fmC4
         2mdc76zzO7ks3vcDobusjMMctInjHXADeRiF6gGllTvFdG2q2mgUEadqX5Msqy1y7r/U
         5w0VutRbXfyqCD7aPRLocwcYIF9/Pym5UEl1fh1DIi4azfsfjohS0e6yZGOKVKMyrjIi
         4rjP4nRgNlQ1tTXXqwr3T0tB2SlcIfxoWiFB35qfxCTOU6HD6sVRgfgMnfx66JCcKv/p
         +xlw==
ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816;
        h=list-id:precedence:sender:dkim-signature:mime-version:references
         :in-reply-to:message-id:date:subject:cc:to:from;
        bh=VElAFcurQn7r+NDr3Ljm3ungSNLz0ATvrNSo77yxonE=;
        b=OgFt9Y9V6MNcE3syDHLiOB6788ob0KEdAEuEF3A4C+1cbwD4xS/anABWp4juQK+gu9
         S8HCfvbN2O2bq65AkexBEGNc7s0mzvME/vSaug2t5FSxUZBlbcY3eVqmmEx9A772KgFc
         fElZLYgCDcXe8JJx2n6vBXwk81EH+MXF+6CvfY9Exsab3fHVQpONOjMGPrxZ4/JESbxn
         t0mi7ESOvsjgvhGkgXBdtJ9OErBIUnwNN6AaOgjJjDNLuCeNt0rwZ8CpgtRHebmJb1xx
         Cyxd9EUj42iZvMQNjZeLGscIPtArOFM7UBz/wc4tt6eoSZT9iidENvRAFAWc/OydTIwe
         7MJA==
ARC-Authentication-Results: i=1; mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=chXPkFiQ;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Return-Path: <linux-kernel-owner@vger.kernel.org>
Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18])
        by mx.google.com with ESMTP id c20si1833813edx.70.2020.08.03.12.44.59;
        Mon, 03 Aug 2020 12:45:21 -0700 (PDT)
Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18;
Authentication-Results: mx.google.com;
       dkim=pass header.i=@nvidia.com header.s=n1 header.b=chXPkFiQ;
       spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org;
       dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1728684AbgHCTol (ORCPT <rfc822;sunnyliangjy@gmail.com>
        + 99 others); Mon, 3 Aug 2020 15:44:41 -0400
Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:6357 "EHLO
        hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1728003AbgHCTog (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Mon, 3 Aug 2020 15:44:36 -0400
Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA)
        id <B5f2869170000>; Mon, 03 Aug 2020 12:44:23 -0700
Received: from hqmail.nvidia.com ([172.20.161.6])
  by hqpgpgate102.nvidia.com (PGP Universal service);
  Mon, 03 Aug 2020 12:44:36 -0700
X-PGP-Universal: processed;
        by hqpgpgate102.nvidia.com on Mon, 03 Aug 2020 12:44:36 -0700
Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL107.nvidia.com
 (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 3 Aug
 2020 19:44:32 +0000
Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL109.nvidia.com
 (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend
 Transport; Mon, 3 Aug 2020 19:44:32 +0000
Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.167.221]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121)
        id <B5f28691f0000>; Mon, 03 Aug 2020 12:44:32 -0700
From:   Sowjanya Komatineni <skomatineni@nvidia.com>
To:     <adrian.hunter@intel.com>, <ulf.hansson@linaro.org>,
        <thierry.reding@gmail.com>, <jonathanh@nvidia.com>,
        <robh+dt@kernel.org>
CC:     <skomatineni@nvidia.com>, <devicetree@vger.kernel.org>,
        <linux-tegra@vger.kernel.org>, <linux-kernel@vger.kernel.org>,
        <linux-mmc@vger.kernel.org>
Subject: [PATCH v1 5/6] arm64: tegra: Add missing timeout clock to Tegra194 SDMMC nodes
Date:   Mon, 3 Aug 2020 12:44:22 -0700
Message-ID: <1596483863-22153-6-git-send-email-skomatineni@nvidia.com>
X-Mailer: git-send-email 2.7.4
In-Reply-To: <1596483863-22153-1-git-send-email-skomatineni@nvidia.com>
References: <1596483863-22153-1-git-send-email-skomatineni@nvidia.com>
X-NVConfidentiality: public
MIME-Version: 1.0
Content-Type: text/plain
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1;
        t=1596483863; bh=VElAFcurQn7r+NDr3Ljm3ungSNLz0ATvrNSo77yxonE=;
        h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer:
         In-Reply-To:References:X-NVConfidentiality:MIME-Version:
         Content-Type;
        b=chXPkFiQI0bpQQxfwcGColw98bmLOjR5/S8AgBTwpwfxZumTaVyJpcihnGYjcujFM
         s0K5yx+J4s/qSY2rMxfGu2a5UjAUrlL7IuJj/4MGh6MCrEAlnm0IDOXPxHmN/fJftZ
         84oREkV5p70/l202+ndqI2llYotDI0/sYD88OQeMC5WBsWds1kk0CfoNRsD2I0zvcd
         dv63filzOj/ni3bQHOJ8XDiS23u+J949hDp20r2jRDxTmleX90Nt3u5bqa9vgn7LEE
         arI2DnTWiSmnmzmAlaeK6s/+KpkpsUapa6/odbTr97VTgYKTrdAcl4VP/xPo0XBcMi
         LPmwJdLK4kbIg==
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

commit 5425fb15d8ee ("arm64: tegra: Add Tegra194 chip device tree")

Tegra194 uses separate SDMMC_LEGACY_TM clock for data timeout and
this clock is not enabled currently which is not recommended.

Tegra194 SDMMC advertises 12Mhz as timeout clock frequency in host
capability register.

So, this clock should be kept enabled by SDMMC driver.

Signed-off-by: Sowjanya Komatineni <skomatineni@nvidia.com>
---
 arch/arm64/boot/dts/nvidia/tegra194.dtsi | 15 +++++++++------
 1 file changed, 9 insertions(+), 6 deletions(-)

diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
index 48160f4..ca5cb6a 100644
--- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi
+++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi
@@ -460,8 +460,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03400000 0x10000>;
 			interrupts = <GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC1>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC1>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			resets = <&bpmp TEGRA194_RESET_SDMMC1>;
 			reset-names = "sdhci";
 			interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRA &emc>,
@@ -485,8 +486,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03440000 0x10000>;
 			interrupts = <GIC_SPI 64 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC3>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC3>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			resets = <&bpmp TEGRA194_RESET_SDMMC3>;
 			reset-names = "sdhci";
 			interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCR &emc>,
@@ -511,8 +513,9 @@
 			compatible = "nvidia,tegra194-sdhci";
 			reg = <0x03460000 0x10000>;
 			interrupts = <GIC_SPI 65 IRQ_TYPE_LEVEL_HIGH>;
-			clocks = <&bpmp TEGRA194_CLK_SDMMC4>;
-			clock-names = "sdhci";
+			clocks = <&bpmp TEGRA194_CLK_SDMMC4>,
+				 <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>;
+			clock-names = "sdhci", "tmclk";
 			assigned-clocks = <&bpmp TEGRA194_CLK_SDMMC4>,
 					  <&bpmp TEGRA194_CLK_PLLC4>;
 			assigned-clock-parents =
-- 
2.7.4