Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp2308608pxa; Mon, 3 Aug 2020 12:46:10 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyGr8TazDtI6OyIAam10e8FmGovoxV1kG52C0PmZNbB9PTDBMb2QLBc18Nzh2IAOJYj19jB X-Received: by 2002:a17:906:c7d3:: with SMTP id dc19mr18364586ejb.495.1596483970325; Mon, 03 Aug 2020 12:46:10 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596483970; cv=none; d=google.com; s=arc-20160816; b=j0pE+jplbyTkxK+yOkIzGzImzSFZbJ+zq02ju6E/ygYdgtl42f3uxN2yYXraCoJDn6 ekPax2T8n2wo1AIAZliPAat/vqdrRNY/kX5+92jP5CqZIGc1nvfQZFcFTuQX2ATpW2dO 1hDnQgTkFCzaiJt4qEFQL+rLy3VQoLd35xteIVhXMBcuiDN653QYyC2k8U8PwyoRnOdW gNwk4HPGZccqZbHMBPksg10ILm2wHx0M5S1OYloN3GPpgCdGMkyjIFC1BZtnFJzizWKl ALYyM11K5nw2rQzBAS7VEAv+VKkMNsMWK9FNpnLUiEJBMED6zv7/GrlZwVRNQMJ6n1tj RkWA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=ACOKX3Nl/6yIILPCm9RSoySc3q8XcKN5zLWzcZFbHZo=; b=wtKrpJ0vwKGCbLb3vCb17dV9Sr2h/O7tVhGiEkDDEcOa1aYsn7lUvevdYDwIDhAB1z aHWpl6DzuzfYeUxcRRVCtqEaH1VWzb5YuIrnQWDsCVZGgypoTYfTgHKoEml8w+5BbmDM uygs5GtSf8hzYIqid7QEwnKpkv52nWYK2Obu/my3Ln+kEYd81vY+CESr9gAsxIdIK+wU Pxl2/jQ96mPAKCBt6rAFUsK3Ihpx917TQuNZwUVVz7BaeaWa6wew4DGfHsfalRYkG2v+ 9UrZPyXS42iWucjIHAJjDWfEybEa299Cl4qxLTtIJzT0/TPPz4yR73IkKCQbsJJ065gT FUCA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=RRfGmOJD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id cb21si11050378edb.31.2020.08.03.12.45.47; Mon, 03 Aug 2020 12:46:10 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=RRfGmOJD; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728616AbgHCTog (ORCPT + 99 others); Mon, 3 Aug 2020 15:44:36 -0400 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:18161 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728541AbgHCTod (ORCPT ); Mon, 3 Aug 2020 15:44:33 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Mon, 03 Aug 2020 12:42:55 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Mon, 03 Aug 2020 12:44:32 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Mon, 03 Aug 2020 12:44:32 -0700 Received: from HQMAIL101.nvidia.com (172.20.187.10) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Mon, 3 Aug 2020 19:44:29 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Mon, 3 Aug 2020 19:44:29 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.167.221]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Mon, 03 Aug 2020 12:44:29 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , Subject: [PATCH v1 3/6] arm64: tegra: Add missing timeout clock to Tegra210 SDMMC Date: Mon, 3 Aug 2020 12:44:20 -0700 Message-ID: <1596483863-22153-4-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1596483863-22153-1-git-send-email-skomatineni@nvidia.com> References: <1596483863-22153-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1596483775; bh=ACOKX3Nl/6yIILPCm9RSoySc3q8XcKN5zLWzcZFbHZo=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=RRfGmOJDNczyzsuvs19oBlkeDSKvqOY8hcWp33uilYHkkgzw9DbbKWcEGiH33OtOa M59cwbXjH/P2Lyjft3lwqDIzW9BcJ/tG/PyX/nk9v8u28Oa/8uCvl5noLMXv373mNp AtfVv08L/vp71zq14gXd2sIIg4M3ILBxQYkkj6Iyi7SjvRJG1FY3RHvfvX/SYbsBNe AhFTQdIWiW5jUe++6q5lcDS+IyqWm3uxtt/T8mNlrzupG1cjhr/0U6kJwJFkWwmBZa sucNYz6rbyx6I5IgwdaiyMmqvuYuZ5X7rGBX7y0Bga4k0qF3sfHfOTL8Lb20+qWCVW Jvf4vSisWelcg== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support") Tegra210 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra SDMMC advertises 12Mhz as timeout clock frequency in host capability register. So, this clock should be kept enabled by SDMMC driver. Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 829f786..8cca216 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1194,8 +1194,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0000 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC1>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 14>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3", "sdmmc-1v8", @@ -1222,8 +1223,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0200 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC2>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC2>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 9>; reset-names = "sdhci"; pinctrl-names = "sdmmc-1v8-drv"; @@ -1239,8 +1241,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0400 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC3>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 69>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3", "sdmmc-1v8", @@ -1262,8 +1265,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0600 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 15>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3-drv", "sdmmc-1v8-drv"; -- 2.7.4