Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp162834pxa; Tue, 4 Aug 2020 20:05:53 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzyHVcGtXk2u4Hhg4km8BxDYEwHkCI0FVp4G5zQh0/vt2QfDsSmrY6uUxmDv4wQdt0RWiEg X-Received: by 2002:a17:906:a2c2:: with SMTP id by2mr1161548ejb.86.1596596753238; Tue, 04 Aug 2020 20:05:53 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596596753; cv=none; d=google.com; s=arc-20160816; b=TpsVut66oIutcKkRZenLvhbM4ZiQaUa4vrnWw+rqaAC7CUjtYM3NIDSgmTbBSiv1fc GmsPX0VhNncbtJ/yQtuTdnQj7SJpZMUWxlcZy3IfybQ3qYOYxRDWM/zs/ZLacBMi/cFK dg7t0FLiA/GdFvHiVoKZ2SQuQqwQxFO/7funQBC+MGFQEwC1V8Cdx+b+DvCS4OJojyLC STGfE2Fio600OuJqNFZe7hD4frHGzEWsyDfBo3UnigoKIx8GtcUUhbaONm3xV/Yaqwkq 0qHf5pDuUF9TnbwBd9qhD0ZArgv9hjcTPbRqPssL5QKVUfmh5BQismJKbwnu8ssZXHEu lvvg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=FJwtXKryPct6ANmQ36Ytc2bYA9QUUsVGIRklUOOsfAw=; b=W6YNNcj/ZWPenlvUyNz/Q8NcNhIJRGer181D4PecoGJzm7i4YtDC3u9WlsoV++xSoA 07MpFXMjxTYyTxKB4DKmdMSl3KWsMTD1JQUqRA6wcI9+OG03rQt+CVS2hPJcL+/A6PRi g7UP2iuKSeVLeQuCoBqAGoDp21hjO6IPbxJhuLcsZJzA7WTpWdmztON5aKZ+PTXdWYpF 6chJr0vNEbMSZtWkBiBNzIQV3Yy8rMqc4Cu8H0F4ymtjal09Xjo9f3fxlXVhmvLx0gR+ MjpGEE1D6BLxvueT68523c99tQ7o5CP5GubafmTI1y243dy0Tfw7x3dUTXiyzIoueVAc rCaA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=cvRnM4uU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id u12si430964edp.476.2020.08.04.20.05.30; Tue, 04 Aug 2020 20:05:53 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@gmail.com header.s=20161025 header.b=cvRnM4uU; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=QUARANTINE dis=NONE) header.from=gmail.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727845AbgHEDFQ (ORCPT + 99 others); Tue, 4 Aug 2020 23:05:16 -0400 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:60490 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1725950AbgHEDFO (ORCPT ); Tue, 4 Aug 2020 23:05:14 -0400 Received: from mail-qv1-xf43.google.com (mail-qv1-xf43.google.com [IPv6:2607:f8b0:4864:20::f43]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id B929CC061756 for ; Tue, 4 Aug 2020 20:05:14 -0700 (PDT) Received: by mail-qv1-xf43.google.com with SMTP id w2so8017246qvh.12 for ; Tue, 04 Aug 2020 20:05:14 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=gmail.com; s=20161025; h=from:to:cc:subject:date:message-id:in-reply-to:references :mime-version:content-transfer-encoding; bh=FJwtXKryPct6ANmQ36Ytc2bYA9QUUsVGIRklUOOsfAw=; b=cvRnM4uUQvxlFcLUYZy2XEHeQVXsEUJxQQ4g9jIZ8R+hslzosSFNqwKSJ6nGGQ6fOL 0Y6LL3oD4znV3PRumEGOEvrjG1mWWNp5lwKuU3ZrEE4PNIQF+S6l2PkqU9XJf/7rnada IYcHsGjxnoBSeHoBqpNvRN1gmEHTYR+0/YkEVGikNa+8bMPcz8BADA1ulm/oOda10+Ow N4ODO/+3/0tX0FGpypH8MTtb/gbM/3dcTsg2k6zbSeV2FKmbg8fA5PvHhkB+uggiY9/w 3aNudLCLubMetQBk0avstYeOxGHiHiZCWXiM9nY6e4sucz2GCvoKfcaeXHtChpeOJxDB cxjw== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references:mime-version:content-transfer-encoding; bh=FJwtXKryPct6ANmQ36Ytc2bYA9QUUsVGIRklUOOsfAw=; b=pBODWzQcSX5tBvNuHSh2LovwcXbZGqvcr4sFWq5wDGwaXzxUbWCSTBhWb106MaXHP+ c1yuaR5zDioMcPmgeH+xmJbGHzg3NLVjSDaT8myxCZ0Zq+TbQQldN6B6VLsT0xk5fruM F6BC/Z5KbtgmFdUkixyHstTON5BjuAVlUNisjkRQUrNo9bv+PH+qQHmAD9Ism80UgW51 OQbAcFnB7uXu5woc5oQPTsHW5cdG/kajssMSVJ/SuXJi/IgGDCLTSts+iTv8UDuHO2QR 7FLGZ7yDD9sMJyKxx6yS6mrX2quZWEwT8UBxqlqEOuq7CMyPwcbYo6NWmueC0+g9SBKx qotQ== X-Gm-Message-State: AOAM532xTvblWi1+rR/I3mwG+PsA5/r2X9l73tXpESER7rmiXs1S5KSG +MequZy/TYXvFjISa0l9TFo= X-Received: by 2002:a0c:ff02:: with SMTP id w2mr1523304qvt.206.1596596713467; Tue, 04 Aug 2020 20:05:13 -0700 (PDT) Received: from LeoBras.ibmuc.com (179-125-154-168.dynamic.desktop.com.br. [179.125.154.168]) by smtp.gmail.com with ESMTPSA id n4sm869946qtr.73.2020.08.04.20.05.09 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Tue, 04 Aug 2020 20:05:12 -0700 (PDT) From: Leonardo Bras To: Michael Ellerman , Benjamin Herrenschmidt , Paul Mackerras , Leonardo Bras , Alexey Kardashevskiy , Thiago Jung Bauermann , Ram Pai , Brian King , Murilo Fossa Vicentini , David Dai Cc: linuxppc-dev@lists.ozlabs.org, linux-kernel@vger.kernel.org Subject: [PATCH v5 2/4] powerpc/pseries/iommu: Update call to ibm,query-pe-dma-windows Date: Wed, 5 Aug 2020 00:04:53 -0300 Message-Id: <20200805030455.123024-3-leobras.c@gmail.com> X-Mailer: git-send-email 2.25.4 In-Reply-To: <20200805030455.123024-1-leobras.c@gmail.com> References: <20200805030455.123024-1-leobras.c@gmail.com> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org From LoPAR level 2.8, "ibm,ddw-extensions" index 3 can make the number of outputs from "ibm,query-pe-dma-windows" go from 5 to 6. This change of output size is meant to expand the address size of largest_available_block PE TCE from 32-bit to 64-bit, which ends up shifting page_size and migration_capable. This ends up requiring the update of ddw_query_response->largest_available_block from u32 to u64, and manually assigning the values from the buffer into this struct, according to output size. Also, a routine was created for helping reading the ddw extensions as suggested by LoPAR: First reading the size of the extension array from index 0, checking if the property exists, and then returning it's value. Signed-off-by: Leonardo Bras Tested-by: David Dai --- arch/powerpc/platforms/pseries/iommu.c | 91 +++++++++++++++++++++++--- 1 file changed, 81 insertions(+), 10 deletions(-) diff --git a/arch/powerpc/platforms/pseries/iommu.c b/arch/powerpc/platforms/pseries/iommu.c index ac0d6376bdad..1a933c4e8bba 100644 --- a/arch/powerpc/platforms/pseries/iommu.c +++ b/arch/powerpc/platforms/pseries/iommu.c @@ -47,6 +47,12 @@ enum { DDW_APPLICABLE_SIZE }; +enum { + DDW_EXT_SIZE = 0, + DDW_EXT_RESET_DMA_WIN = 1, + DDW_EXT_QUERY_OUT_SIZE = 2 +}; + static struct iommu_table_group *iommu_pseries_alloc_group(int node) { struct iommu_table_group *table_group; @@ -342,7 +348,7 @@ struct direct_window { /* Dynamic DMA Window support */ struct ddw_query_response { u32 windows_available; - u32 largest_available_block; + u64 largest_available_block; u32 page_size; u32 migration_capable; }; @@ -877,14 +883,62 @@ static int find_existing_ddw_windows(void) } machine_arch_initcall(pseries, find_existing_ddw_windows); +/** + * ddw_read_ext - Get the value of an DDW extension + * @np: device node from which the extension value is to be read. + * @extnum: index number of the extension. + * @value: pointer to return value, modified when extension is available. + * + * Checks if "ibm,ddw-extensions" exists for this node, and get the value + * on index 'extnum'. + * It can be used only to check if a property exists, passing value == NULL. + * + * Returns: + * 0 if extension successfully read + * -EINVAL if the "ibm,ddw-extensions" does not exist, + * -ENODATA if "ibm,ddw-extensions" does not have a value, and + * -EOVERFLOW if "ibm,ddw-extensions" does not contain this extension. + */ +static inline int ddw_read_ext(const struct device_node *np, int extnum, + u32 *value) +{ + static const char propname[] = "ibm,ddw-extensions"; + u32 count; + int ret; + + ret = of_property_read_u32_index(np, propname, DDW_EXT_SIZE, &count); + if (ret) + return ret; + + if (count < extnum) + return -EOVERFLOW; + + if (!value) + value = &count; + + return of_property_read_u32_index(np, propname, extnum, value); +} + static int query_ddw(struct pci_dev *dev, const u32 *ddw_avail, - struct ddw_query_response *query) + struct ddw_query_response *query, + struct device_node *parent) { struct device_node *dn; struct pci_dn *pdn; - u32 cfg_addr; + u32 cfg_addr, ext_query, query_out[5]; u64 buid; - int ret; + int ret, out_sz; + + /* + * From LoPAR level 2.8, "ibm,ddw-extensions" index 3 can rule how many + * output parameters ibm,query-pe-dma-windows will have, ranging from + * 5 to 6. + */ + ret = ddw_read_ext(parent, DDW_EXT_QUERY_OUT_SIZE, &ext_query); + if (!ret && ext_query == 1) + out_sz = 6; + else + out_sz = 5; /* * Get the config address and phb buid of the PE window. @@ -897,11 +951,28 @@ static int query_ddw(struct pci_dev *dev, const u32 *ddw_avail, buid = pdn->phb->buid; cfg_addr = ((pdn->busno << 16) | (pdn->devfn << 8)); - ret = rtas_call(ddw_avail[DDW_QUERY_PE_DMA_WIN], 3, 5, (u32 *)query, + ret = rtas_call(ddw_avail[DDW_QUERY_PE_DMA_WIN], 3, out_sz, query_out, cfg_addr, BUID_HI(buid), BUID_LO(buid)); - dev_info(&dev->dev, "ibm,query-pe-dma-windows(%x) %x %x %x" - " returned %d\n", ddw_avail[DDW_QUERY_PE_DMA_WIN], cfg_addr, - BUID_HI(buid), BUID_LO(buid), ret); + dev_info(&dev->dev, "ibm,query-pe-dma-windows(%x) %x %x %x returned %d\n", + ddw_avail[DDW_QUERY_PE_DMA_WIN], cfg_addr, BUID_HI(buid), + BUID_LO(buid), ret); + + switch (out_sz) { + case 5: + query->windows_available = query_out[0]; + query->largest_available_block = query_out[1]; + query->page_size = query_out[2]; + query->migration_capable = query_out[3]; + break; + case 6: + query->windows_available = query_out[0]; + query->largest_available_block = ((u64)query_out[1] << 32) | + query_out[2]; + query->page_size = query_out[3]; + query->migration_capable = query_out[4]; + break; + } + return ret; } @@ -1049,7 +1120,7 @@ static u64 enable_ddw(struct pci_dev *dev, struct device_node *pdn) * of page sizes: supported and supported for migrate-dma. */ dn = pci_device_to_OF_node(dev); - ret = query_ddw(dev, ddw_avail, &query); + ret = query_ddw(dev, ddw_avail, &query, pdn); if (ret != 0) goto out_failed; @@ -1077,7 +1148,7 @@ static u64 enable_ddw(struct pci_dev *dev, struct device_node *pdn) /* check largest block * page size > max memory hotplug addr */ max_addr = ddw_memory_hotplug_max(); if (query.largest_available_block < (max_addr >> page_shift)) { - dev_dbg(&dev->dev, "can't map partition max 0x%llx with %u " + dev_dbg(&dev->dev, "can't map partition max 0x%llx with %llu " "%llu-sized pages\n", max_addr, query.largest_available_block, 1ULL << page_shift); goto out_failed; -- 2.25.4