Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp700338pxa; Wed, 5 Aug 2020 10:37:46 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxqbVC+74DPjptgrhELgBROQTOrHanUD9N4uChUEc8zGcpXLPzYnAEEGHoCm280SkEQN0j4 X-Received: by 2002:a50:fc02:: with SMTP id i2mr340083edr.121.1596649066228; Wed, 05 Aug 2020 10:37:46 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596649066; cv=none; d=google.com; s=arc-20160816; b=np0DTV7fJ0XKVOqCzMSUtMxdZgCMx+HtEngCyos3vl0pRy9oCRaKElNJfYyJfj/q1/ FSt3VresV8uxR5C8uar3obMdRXF9BviznIZoW2LM7s/HAhCGQwOSAu+PZpes9Z/Dmt0e +C5fxseaJ82KG+3ivuNj6bRI76IqgfM7kwsOUvTr8ajZ4RqFUL0J6+wBMPWNaCy0ufDc LnbiMtb8kF4c9WhVShm0b6BmwTg5NOa06lSP9+aigEGBQNyM5Iuwiu0qoNrNlWLnTqH9 3GjJaisU6idLRYjU4SH/XF1Q4pN0f+dzkpwh9Lk821hCX3jdVawE/ln9YyAYe9z77u4K Balg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:from:references:cc:to:subject; bh=3XHls26dJrbmy4q2EuHupvbS4QwfjZfBrLEAWAJEpWU=; b=GNrrUlI65R+FI6GkMT1HVJVawFzP7Lu91/LsS/cKTphuUHJB9amJ908mhrP6gv8RHr W5WCy0gmOv3HTno6fET0Ev6kNK9hZnX6bIo8wMTPp9t5Itvx1N8hSdjocZaFObWjmhXw MvUjAbuImJ76KfOZ6/yL0AyFC1L4pXxSgyZE78QUi00nN6RHkuLAgNB7ikhatm1g4xDr 7XHNnZMR6rE9UhBovVindto2jGdYF44saP1UC5sRm0AsL/qX+T5VQy7KvWQ6uQq7KyXe c0nmf8FvrjncAvkjZkzMuSlZP8CEhiafktz+RHbc+XWNKjcOCJskmcDYhhcQ191pMdKk inVg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=JQg+ZiJz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g19si1699739ejf.674.2020.08.05.10.37.12; Wed, 05 Aug 2020 10:37:46 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=JQg+ZiJz; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728934AbgHERgZ (ORCPT + 99 others); Wed, 5 Aug 2020 13:36:25 -0400 Received: from hqnvemgate26.nvidia.com ([216.228.121.65]:2965 "EHLO hqnvemgate26.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728883AbgHERdJ (ORCPT ); Wed, 5 Aug 2020 13:33:09 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate26.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 05 Aug 2020 10:32:19 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Wed, 05 Aug 2020 10:32:33 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Wed, 05 Aug 2020 10:32:33 -0700 Received: from [10.2.172.190] (10.124.1.5) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 5 Aug 2020 17:32:32 +0000 Subject: Re: [PATCH v8 08/10] gpu: host1x: mipi: Keep MIPI clock enabled till calibration is done To: Dmitry Osipenko , Thierry Reding CC: , , , , , , , , , , References: <1596469346-937-1-git-send-email-skomatineni@nvidia.com> <1596469346-937-9-git-send-email-skomatineni@nvidia.com> <20200805134600.GA3351349@ulmo> <103efe31-1abc-54f2-6004-490d7bb1b61a@gmail.com>

<6eede805-80fd-016f-22f8-b6d25f6587af@nvidia.com> <1c12e40e-de7f-0599-a941-82760b4c7668@gmail.com> <9ef0b875-e826-43e2-207e-168d2081ff6a@nvidia.com> <57b48a06-325c-86ba-db24-011de7ab51a3@gmail.com> From: Sowjanya Komatineni Message-ID: <66b46f49-7008-9ed3-41d0-3154849abfe6@nvidia.com> Date: Wed, 5 Aug 2020 10:32:32 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: <57b48a06-325c-86ba-db24-011de7ab51a3@gmail.com> X-Originating-IP: [10.124.1.5] X-ClientProxiedBy: HQMAIL101.nvidia.com (172.20.187.10) To HQMAIL107.nvidia.com (172.20.187.13) Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: quoted-printable Content-Language: en-US DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1596648740; bh=3XHls26dJrbmy4q2EuHupvbS4QwfjZfBrLEAWAJEpWU=; h=X-PGP-Universal:Subject:To:CC:References:From:Message-ID:Date: User-Agent:MIME-Version:In-Reply-To:X-Originating-IP: X-ClientProxiedBy:Content-Type:Content-Transfer-Encoding: Content-Language; b=JQg+ZiJznxCQMDpoaMP98C/bRElF5Weg15wgzdKATUEAFJmxjDbQuuLRELKN2/w19 mHMxsrgwCta8YuqNH2uSuWrSqXlMkqNU/INppjiEHZl4AE2bfHJA8y9gZF15+lZRvu fB5Byx6JmWNEiCbOomUzU2nqrGB+uYpRwEvIf8ufMJtw+Q2Tb/c9RKBBZZwKStw9ND 4jW9ey29uW11mw8ofc5lejxLGFltuTqphSPv7IO9tsqHixDykNTlHxe/lN4QjgBM/5 vGxuIGSBTdHsLWCKohr+c8WI17pAevl7meN6GpcSkcpaZ20vWTu5Rri+G4yqdZKLse 6YdMdzO/jHvrA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 8/5/20 10:23 AM, Dmitry Osipenko wrote: > 05.08.2020 20:04, Sowjanya Komatineni =D0=BF=D0=B8=D1=88=D0=B5=D1=82: >> On 8/5/20 9:57 AM, Dmitry Osipenko wrote: >>> 05.08.2020 19:50, Sowjanya Komatineni =D0=BF=D0=B8=D1=88=D0=B5=D1=82: >>>> On 8/5/20 9:47 AM, Dmitry Osipenko wrote: >>>>> 05.08.2020 19:33, Sowjanya Komatineni =D0=BF=D0=B8=D1=88=D0=B5=D1=82: >>>>>> On 8/5/20 7:19 AM, Dmitry Osipenko wrote: >>>>>>> 05.08.2020 17:05, Dmitry Osipenko =D0=BF=D0=B8=D1=88=D0=B5=D1=82: >>>>>>>> 05.08.2020 16:46, Thierry Reding =D0=BF=D0=B8=D1=88=D0=B5=D1=82: >>>>>>>>> On Mon, Aug 03, 2020 at 08:42:24AM -0700, Sowjanya Komatineni >>>>>>>>> wrote: >>>>>>>>>> With the split of MIPI calibration into tegra_mipi_calibrate() a= nd >>>>>>>>>> tegra_mipi_wait(), MIPI clock is not kept enabled till the >>>>>>>>>> calibration >>>>>>>>>> is done. >>>>>>>>>> >>>>>>>>>> So, this patch skips disabling MIPI clock after triggering >>>>>>>>>> start of >>>>>>>>>> calibration and disables it only after waiting for done status >>>>>>>>>> from >>>>>>>>>> the calibration logic. >>>>>>>>>> >>>>>>>>>> This patch renames tegra_mipi_calibrate() as >>>>>>>>>> tegra_mipi_start_calibration() >>>>>>>>>> and tegra_mipi_wait() as tegra_mipi_finish_calibration() to be >>>>>>>>>> inline >>>>>>>>>> with their usage. >>>>>>>>>> >>>>>>>>>> As MIPI clock is left enabled and in case of any failures with C= SI >>>>>>>>>> input >>>>>>>>>> streaming tegra_mipi_finish_calibration() will not get invoked. >>>>>>>>>> So added new API tegra_mipi_cancel_calibration() which disables >>>>>>>>>> MIPI clock >>>>>>>>>> and consumer drivers can call this in such cases. >>>>>>>>>> >>>>>>>>>> Reviewed-by: Dmitry Osipenko >>>>>>>>>> Signed-off-by: Sowjanya Komatineni >>>>>>>>>> --- >>>>>>>>>> =C2=A0=C2=A0=C2=A0 drivers/gpu/drm/tegra/dsi.c |=C2=A0 4 ++-- >>>>>>>>>> =C2=A0=C2=A0=C2=A0 drivers/gpu/host1x/mipi.c=C2=A0=C2=A0 | 19 += +++++++++--------- >>>>>>>>>> =C2=A0=C2=A0=C2=A0 include/linux/host1x.h=C2=A0=C2=A0=C2=A0=C2= =A0=C2=A0 |=C2=A0 5 +++-- >>>>>>>>>> =C2=A0=C2=A0=C2=A0 3 files changed, 15 insertions(+), 13 deleti= ons(-) >>>>>>>>>> >>>>>>>>>> diff --git a/drivers/gpu/drm/tegra/dsi.c >>>>>>>>>> b/drivers/gpu/drm/tegra/dsi.c >>>>>>>>>> index 3820e8d..a7864e9 100644 >>>>>>>>>> --- a/drivers/gpu/drm/tegra/dsi.c >>>>>>>>>> +++ b/drivers/gpu/drm/tegra/dsi.c >>>>>>>>>> @@ -694,11 +694,11 @@ static int tegra_dsi_pad_calibrate(struct >>>>>>>>>> tegra_dsi *dsi) >>>>>>>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0 DSI_PAD_PREEMP_PD(0x03) | DSI_PAD_PREEMP_PU(0x3); >>>>>>>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 tegra_dsi_writel(dsi= , value, DSI_PAD_CONTROL_3); >>>>>>>>>> =C2=A0=C2=A0=C2=A0 -=C2=A0=C2=A0=C2=A0 err =3D tegra_mipi_calib= rate(dsi->mipi); >>>>>>>>>> +=C2=A0=C2=A0=C2=A0 err =3D tegra_mipi_start_calibration(dsi->mi= pi); >>>>>>>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0 if (err < 0) >>>>>>>>>> =C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2=A0=C2= =A0 return err; >>>>>>>>>> =C2=A0=C2=A0=C2=A0 -=C2=A0=C2=A0=C2=A0 return tegra_mipi_wait(d= si->mipi); >>>>>>>>>> +=C2=A0=C2=A0=C2=A0 return tegra_mipi_finish_calibration(dsi->mi= pi); >>>>>>>>>> =C2=A0=C2=A0=C2=A0 } >>>>>>>>>> =C2=A0=C2=A0=C2=A0 =C2=A0 static void tegra_dsi_set_timeout(str= uct tegra_dsi *dsi, >>>>>>>>>> unsigned long bclk, >>>>>>>>>> diff --git a/drivers/gpu/host1x/mipi.c b/drivers/gpu/host1x/mipi= .c >>>>>>>>>> index e606464..b15ab6e 100644 >>>>>>>>>> --- a/drivers/gpu/host1x/mipi.c >>>>>>>>>> +++ b/drivers/gpu/host1x/mipi.c >>>>>>>>>> @@ -293,17 +293,19 @@ int tegra_mipi_disable(struct >>>>>>>>>> tegra_mipi_device *dev) >>>>>>>>>> =C2=A0=C2=A0=C2=A0 } >>>>>>>>>> =C2=A0=C2=A0=C2=A0 EXPORT_SYMBOL(tegra_mipi_disable); >>>>>>>>>> =C2=A0=C2=A0=C2=A0 -int tegra_mipi_wait(struct tegra_mipi_devic= e *device) >>>>>>>>>> +void tegra_mipi_cancel_calibration(struct tegra_mipi_device >>>>>>>>>> *device) >>>>>>>>>> +{ >>>>>>>>>> +=C2=A0=C2=A0=C2=A0 clk_disable(device->mipi->clk); >>>>>>>>> Do we need to do anything with the MIPI_CAL_CTRL and >>>>>>>>> MIPI_CAL_STATUS >>>>>>>>> registers here? We don't clear the START bit in the former when t= he >>>>>>>>> calibration has successfully finished, but I suspect that's becau= se >>>>>>>>> the bit is self-clearing. But I wonder if we still need to clear = it >>>>>>>>> upon cancellation to make sure the calibration does indeed stop. >>>>>>>> Apparently there is no way to explicitly stop calibration other >>>>>>>> than to >>>>>>>> reset MIPI calibration block, but Sowjanya says this is unnecessar= y. >>>>>>>> >>>>>>>> Perhaps having a fixed delay before disabling clock could be >>>>>>>> enough to >>>>>>>> ensure that calibration is stopped before the clock is disabled? >>>>>>>> >>>>>>> Actually, there is a MIPI_CAL_ACTIVE bit in the status register. >>>>>>> Maybe >>>>>>> it needs to be polled until it's unset? >>>>>> Confirmed with HW design team during this patch update. >>>>>> >>>>>> SW does not need to clear START bit and only write 1 takes effect to >>>>>> that bit. >>>>>> >>>>>> Also, no need to have delay or do any other register settings >>>>>> unclear as >>>>>> its FSM and there's nothing to get stuck. >>>>>> >>>>>> Also it goes thru small finite set of codes and by the time sensor >>>>>> programming happens for enabling streaming FSM will finish its >>>>>> calibration sequence much early and it will only wait for pads LP-11= . >>>>>> >>>>>> So, during cancel we only need disable MIPI clock. >>>>>> >>>>> But there is no guarantee that cancel_calibration() couldn't be invok= ed >>>>> in the middle of the calibration process, hence FSM could freeze in a= n >>>>> intermediate state if it's running on the disabled MIPI clock, this >>>>> doesn't sound good. >>>> Actual calibration logic uses UART_FST_CAL clock which is always enabl= ed >>> What enables the UART_FST_CAL clock? I don't see this clock used >>> anywhere. >> UART_FST_MIPI_CAL is shared with uart and is always enabled all the time= . >> >> I don't see mipi driver handling this and I think that's because this >> clock is enabled all the time as its used for UART as well. Probably >> thierry can comment on this clock. > It's not only the MIPI driver, the clock isn't defined at all neither in > the clk driver, nor in clk DT bindings. > > It could be fragile to assume that it's always enabled. From SW clock architecture this clock is always kept programmed to=20 68Mhz and enabled. Its shared clock for UART and I see it enabled. Thierry can comment more on where this clock is being handled? prior to=20 kernel? > >> Also regarding cancel calibration, as FSM goes thru only finite sequence >> codes by the time csi stream and sensor stream happens which is where we >> check for calibration to complete for sure calibration will be finished >> and calibration logic will only wait for pads to be in LP-11 to apply >> results. So nothing special needed during cancel except to turn clock >> off to balance its usage count. > I guess it should be okay for the case of the VI driver, but > in general please don't assume that code can't change in the future. The > common API always should be made reliable for all possible situations. Yes, There is no assumption here. Just to be clear, UART_FST_MIPI_CAL is the clock used for calibration=20 logic which is FSM that goes thru sequence codes and when done waits for=20 pads to be in LP-11 to apply results. MIPI_CLK is controller gate clock which is also need to be kept enabled=20 as in case if it sees LP-11 it updates registers so its recommended to=20 have this clock enabled during calibration process. In case of CSI pads calibration, we call cancel_calibration() only when=20 csi/sensor stream on fails and in which case there will be no LP-11 so=20 we can unconditionally disable MIPI_CLK.