Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp728214pxa; Wed, 5 Aug 2020 11:16:03 -0700 (PDT) X-Google-Smtp-Source: ABdhPJyQvBkYhfJ9qrgxgJEPCw29Tmh/yeuIFDdbcc/M1whG29FGHBEFDBKSwmWIEyeog8IgrVzq X-Received: by 2002:aa7:dd15:: with SMTP id i21mr492915edv.153.1596651363239; Wed, 05 Aug 2020 11:16:03 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596651363; cv=none; d=google.com; s=arc-20160816; b=bQQUwNS6XnC0ipRGv3Ssm3+N2ASQe2SwSgG1RXkLQNRxnlQV1E+y9GpYzY6T4aGWg7 p74WGH3BF8ryZz4Tc/OmeKoyraEOz/sdM7L/ZcVMZwVNwqBI/Gubkg3Sv23KxanEIvr0 cmH4e4zEQnfcYyUxjQR2usinWLUdaZ34e8Jc3k+wCJp4bA+fNPjCCKBnkBQ0RYO8Vhnb W71uB8M265yR4x+oYQJQDQfI+TQdhNJ3dpMf1msn0ZF0bZx+asXM036CYJfybSFQXUf8 dJe0vRg5ogkeFSLywg59WP/3v+GgHMqp1RBjXpraEtAw5JNx7pz4/DMzBewo3aY9V+aO VRrw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:content-language :content-transfer-encoding:in-reply-to:mime-version:user-agent:date :message-id:references:cc:to:from:subject; bh=ZoX9hrm5GJJtPMPXEa9EOXU4+4+PUbUewTR9eh4r2Pc=; b=eNCgNhfyvFo55hZlb+HWKkovQjQoTcAMXDNAzWWWS4I30gDJnK9aMtRcY48zOW+kIC tZn6+Op7nBeNH5BY48oXY0Y8CUW9yOnxpPzK+TR1EOpTXM0jo+y0bKwl++TTxvNnxun5 fQO8CPvDCaWdxNhcWWfFQDfut4YW59EBQlR1qjUvoPZ+E0xnfzKd2UAQT1VIXZQz2LVb do+QZKdI9SS+6Ye3gJjXGIbSNBM/xlfgEk0a20o4aApW/oxTfD+sw6MNTmJckYLeE4fB BUhxWJyJQSEhE/0bCtQMF4Ecbh4iaSMhUbTu5IAZcpMhVpOtjMxCTATVyDlMW65bAKHe xLyg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=eQY7JJqs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id g8si1822208ejm.100.2020.08.05.11.15.32; Wed, 05 Aug 2020 11:16:03 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=eQY7JJqs; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729173AbgHESK4 (ORCPT + 99 others); Wed, 5 Aug 2020 14:10:56 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:15625 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728653AbgHESGN (ORCPT ); Wed, 5 Aug 2020 14:06:13 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 05 Aug 2020 11:05:19 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 05 Aug 2020 11:06:08 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 05 Aug 2020 11:06:08 -0700 Received: from [10.2.172.190] (172.20.13.39) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Wed, 5 Aug 2020 18:06:08 +0000 Subject: Re: [PATCH v8 08/10] gpu: host1x: mipi: Keep MIPI clock enabled till calibration is done From: Sowjanya Komatineni To: Dmitry Osipenko , Thierry Reding CC: , , , , , , , , , , References: <1596469346-937-1-git-send-email-skomatineni@nvidia.com> <1596469346-937-9-git-send-email-skomatineni@nvidia.com> <20200805134600.GA3351349@ulmo> <103efe31-1abc-54f2-6004-490d7bb1b61a@gmail.com> <6eede805-80fd-016f-22f8-b6d25f6587af@nvidia.com> <1c12e40e-de7f-0599-a941-82760b4c7668@gmail.com> <9ef0b875-e826-43e2-207e-168d2081ff6a@nvidia.com> <4689cfe9-e7c4-48bf-217f-3a31b59b8bda@nvidia.com> <0e78c5ca-c529-1e98-891d-30351c9aae81@gmail.com> Message-ID: <309e3b66-9288-91ef-71b4-be73eacbbd62@nvidia.com> Date: Wed, 5 Aug 2020 11:06:07 -0700 User-Agent: Mozilla/5.0 (X11; Linux x86_64; rv:68.0) Gecko/20100101 Thunderbird/68.10.0 MIME-Version: 1.0 In-Reply-To: X-Originating-IP: [172.20.13.39] X-ClientProxiedBy: HQMAIL107.nvidia.com (172.20.187.13) To HQMAIL107.nvidia.com (172.20.187.13) Content-Type: text/plain; charset="utf-8"; format=flowed Content-Transfer-Encoding: quoted-printable Content-Language: en-US DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1596650719; bh=ZoX9hrm5GJJtPMPXEa9EOXU4+4+PUbUewTR9eh4r2Pc=; h=X-PGP-Universal:Subject:From:To:CC:References:Message-ID:Date: User-Agent:MIME-Version:In-Reply-To:X-Originating-IP: X-ClientProxiedBy:Content-Type:Content-Transfer-Encoding: Content-Language; b=eQY7JJqs8giWxYBLpAllGeIBO6VWSL3ZT3xzXyGpJT8s2FrbLUiQqjpPT21H+Kl4j zuI45V8UHHYBeteW6geDKS7IiAT8c3eJP86HqfmLnSWnJShdaRSuynupIIJLQ0/EDV dHxAQ9yxT3Na1Bg+4zvFlAtrSeupw8MK4YMIH/d7X45IlZsupS/yuCNIyO1t6mwTHR /n+QCSMgZZv7E2c99sJeAtIr2QdzCnJOvxyy7paMAq1gJTq/gFVeP4kCISR1JC4p/8 Xe95IPEXVgp8bEcYElD8N++I9NNBc/Vq02a2+Wx/SysCT8C4dP0s04ZueWwVQLcB1W IiHGMhiA8Hm0A== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On 8/5/20 10:46 AM, Sowjanya Komatineni wrote: > > On 8/5/20 10:34 AM, Dmitry Osipenko wrote: >> 05.08.2020 20:29, Sowjanya Komatineni =D0=BF=D0=B8=D1=88=D0=B5=D1=82: >> ... >>> UART_FST_MIPI_CAL is the clock used for calibration logic which is FSM >>> that goes thru sequence codes and when done waits for pads to be in >>> LP-11 to apply results. >>> >>> MIPI_CLK is controller gate clock which is also need to be kept enabled >>> as incase if it sees LP-11 it updates registers so its recommended to >>> have this clock enabled. >>> >>> We can cancel_calibration() in CSI only when csi/sensor stream on fails >>> and in which case there will be no LP-11 so we can unconditionally >>> disable MIPI_CLK. >>> >> There is no guarantee that the fail comes before the LP-11. For example, >> some odd camera driver may have a complicated enable sequence which may >> fail after enabling the hardware streaming. > > MIPI_CLK to keep enable is for calibration logic to update results,=20 > but like I said calibration logic uses UART_FST_MIPI_CAL clock. So=20 > even in case if fail happens from sensor after having pads in LP-11=20 > then, calibration logic will still be running but result update will=20 > not happen with clock disabled. But HW will not stuck as this is=20 > confirmed from HW designer. If LP-11 happens from sensor stream (followed by fail) and by that time=20 if calibration FSM is done and if calibration logic sees LP-11 then=20 results will be applied to pads. We did start of calibration before CSI stream so by the time we do=20 sensor stream enable, calibration logic might have done with FSM and=20 waiting for LP-11 Also if we see any special case, we always can use finish_calibration()=20 instead of cancel_calibration() as well. finish_calibration() has extra 250ms wait time polling done bit and we=20 can ignore its return code during fail pathway. > > >