Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp956407pxa; Wed, 5 Aug 2020 17:33:50 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzvdt7B+6sjtF9GfZIAPiPmUv6uX1Ohit9OW5/0cOpGivdF1J65wbmdBSVwZrdnvROZHb5i X-Received: by 2002:a17:906:1f08:: with SMTP id w8mr1916233ejj.535.1596674030223; Wed, 05 Aug 2020 17:33:50 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596674030; cv=none; d=google.com; s=arc-20160816; b=IGljZg2PyiagJYrmKZs+JBziG00p0f5W39BLVnr/N2RXn11hi6xHj/nLYCafbrzfiA xCV/W/bu/AuS7balvgV4R6ESST5PAK9uWA22yVEYKo2Hjo5Ijem1RzjGqunijxg5NCRq OTuMpU/kbnkwQVwIOGnQ6AlXI+dPIwIxKw+rSRr0f2LLmiNUi4eXMW2YnCGGOBUoNbvL hwtVI1xSisaOJhzC68c21T9y5joNNeJQ6VQKjhW/nIsGve6ctK2DsYCLEs/w9QoOKvgs g3jf2KnV3CzJNAAx6rTAlJnjYfrEFesqYu5deDPTaUZHoQ8xmVinLhpHa67BBhgs4YEr 3qNA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=+X9L35W65oet6Su95V+9f41+dbj8R6B/rbFJ25TM7zU=; b=qdtcmoUEvs8ZyYVtD6E9GVANTBVfoNDUrKlmZVxIJ80np10GaFgWYgxlJqBfVmpyqv UaW+/ugWg84mzn7YuxzFkyARnsiZVh3DfZ1gV47H7mhdX15spg9bI1frJ46FMg+Qsu0L er5/+dxiXz5JMvd5Xq5JAd9I4co990ny3nSM4wbbTUmz7gzTyzx7jyDiGDSFvRkrCQYt HSfuc3TvyJlWCBuAvrIDMRi89Itsmt51PUZrgaK2gBdePl1fRvHdroaymrBnysXwroDp teSHvv5bmD6pcpPyo3uAJkgO0iIshPPXwGhEqLmrj3wZ+MI4CEUUAuCJxl/YaO7i250U BVpg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=l04XGdQw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id f27si2371060ejf.677.2020.08.05.17.33.27; Wed, 05 Aug 2020 17:33:50 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=l04XGdQw; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726964AbgHFAc7 (ORCPT + 99 others); Wed, 5 Aug 2020 20:32:59 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:2383 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726442AbgHFAcl (ORCPT ); Wed, 5 Aug 2020 20:32:41 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 05 Aug 2020 17:31:51 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 05 Aug 2020 17:32:41 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 05 Aug 2020 17:32:41 -0700 Received: from HQMAIL109.nvidia.com (172.20.187.15) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 6 Aug 2020 00:32:40 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 6 Aug 2020 00:32:40 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.172.190]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 05 Aug 2020 17:32:40 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v3 4/6] arm64: tegra: Add missing timeout clock to Tegra186 SDMMC nodes Date: Wed, 5 Aug 2020 17:32:27 -0700 Message-ID: <1596673949-1571-5-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1596673949-1571-1-git-send-email-skomatineni@nvidia.com> References: <1596673949-1571-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1596673911; bh=+X9L35W65oet6Su95V+9f41+dbj8R6B/rbFJ25TM7zU=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=l04XGdQwW6x/n71zU2bBjmRIRKzof57nFCovoFdyxZnCFI1V2Db64bp/xa+P+QZ8t 8iPv3zC4IU3UyomW/WD9ClDvukS5dHEJIJ7aJfA3XTy7uQdADoIb5VydREHA6SGoCy QEbDB+MI96nkMVa91LaZbz4FZXzwP+lYUPfr4O+W6TgAnnP3+z8RGm8eOkxJjGybjW xH35gwHYVRMklnn3OkFDL3p3qUwLIPbyLZux48fiHr88CZRPjX/qcpQorhz76AQ2TS RLT4Wh5aew//o/stWtpfOwFf13pT12s/fbjYHOLKYBuTdWV8ug57L6+xKYz3Y0QFiJ KY/A1qdY3dopQ== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 39cb62cb8973 ("arm64: tegra: Add Tegra186 support") Tegra186 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra186 SDMMC advertises 12Mhz as timeout clock frequency in host capability register and uses it by default. So, this clock should be kept enabled by the SDMMC driver. Fixes: 39cb62cb8973 ("arm64: tegra: Add Tegra186 support") Cc: stable # 5.4 Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra186.dtsi | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra186.dtsi b/arch/arm64/boot/dts/nvidia/tegra186.dtsi index 34d249d..8eb61dd 100644 --- a/arch/arm64/boot/dts/nvidia/tegra186.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra186.dtsi @@ -337,8 +337,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03400000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC1>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC1>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRA &emc>, @@ -366,8 +367,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03420000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC2>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC2>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC2>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCRAA &emc>, @@ -390,8 +392,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03440000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC3>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA186_RESET_SDMMC3>; reset-names = "sdhci"; interconnects = <&mc TEGRA186_MEMORY_CLIENT_SDMMCR &emc>, @@ -416,8 +419,9 @@ compatible = "nvidia,tegra186-sdhci"; reg = <0x0 0x03460000 0x0 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA186_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA186_CLK_SDMMC4>, + <&bpmp TEGRA186_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; assigned-clocks = <&bpmp TEGRA186_CLK_SDMMC4>, <&bpmp TEGRA186_CLK_PLLC4_VCO>; assigned-clock-parents = <&bpmp TEGRA186_CLK_PLLC4_VCO>; -- 2.7.4