Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp956476pxa; Wed, 5 Aug 2020 17:33:57 -0700 (PDT) X-Google-Smtp-Source: ABdhPJzJIFrkYdg6ZgSBaQ9K5LQnQVwNaC7FQk19WzY47bwceCLvGkaSc5OioryG1yCPHb2MZ7HF X-Received: by 2002:aa7:c50b:: with SMTP id o11mr1676932edq.59.1596674037597; Wed, 05 Aug 2020 17:33:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596674037; cv=none; d=google.com; s=arc-20160816; b=GZ8xzaY2t8gmy6CVvlEh5OQIN0y3k4uRRq8YcFR7whCfaBcPH4QxF/1aYPyIXIdd1X qlgSqITjFh+Zmd2V1mZLcrf84vUYpS9umPFIiM/zbzK4ARqaKKdFGR9DHeCd4NgPQszP mR4gA3kG/vV1f0XwPOsTXC7fQK6aUEEzHyt142pet9IcMrEG04UOsf/B6aG4hzRL2Sqf pvMWJgzpnj23FN5YHv1uWIFn9Z+OZ1a4MTQqtJuDOcVnzkL51/iYFByL8J/4WsqAqzff dmmHkGwb65AtHsKYfNn3LtEUMAlulF8l3jaRG6jujRPl6Aed2XAaer8+hdSy6RKZge2g kx2g== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=6aLDlmZWSh5QOr3jXeCKm7kN4Wa9bHxWgvySGRCIvXg=; b=HVR6EyRjMwqAkxAdijK+97TqtHSz1N0O5sZMlfwG9YscSj5BVH6tbGqxMJeLz2uMIE oSYRw/OX2rP6oNeQEseqRwmNSU0aw2IpeKVFabcbvQxzmB+VB6DzcMWjY7LHjIHxiI4U vyKP5Kv6sPPdE3ft3iJ89VwIPejIPi54B7flY6zqfo8dvQnVE3EOf3jcRTOfJ5z8peJv TKSSS3PXw3sEW7vTcu6jlASXT7q9eitYy9wt61jKUo3AIp2uMm175dknaKSgUycdo357 OdOSfJlGZRsUKG8woDWdhgibS/LnS7cVhkeHK726YlR0Z2DMd9Cgm2UT/1rE89+ZPZc3 gz2A== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=qccywvPa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id be24si1864057edb.287.2020.08.05.17.33.34; Wed, 05 Aug 2020 17:33:57 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=qccywvPa; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726891AbgHFAcx (ORCPT + 99 others); Wed, 5 Aug 2020 20:32:53 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:2377 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726400AbgHFAcl (ORCPT ); Wed, 5 Aug 2020 20:32:41 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 05 Aug 2020 17:31:51 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Wed, 05 Aug 2020 17:32:41 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Wed, 05 Aug 2020 17:32:41 -0700 Received: from HQMAIL107.nvidia.com (172.20.187.13) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 6 Aug 2020 00:32:39 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL107.nvidia.com (172.20.187.13) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 6 Aug 2020 00:32:39 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.172.190]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 05 Aug 2020 17:32:39 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v3 3/6] arm64: tegra: Add missing timeout clock to Tegra210 SDMMC Date: Wed, 5 Aug 2020 17:32:26 -0700 Message-ID: <1596673949-1571-4-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1596673949-1571-1-git-send-email-skomatineni@nvidia.com> References: <1596673949-1571-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1596673911; bh=6aLDlmZWSh5QOr3jXeCKm7kN4Wa9bHxWgvySGRCIvXg=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=qccywvPaO9i3dBpyR23Fx1X+EHYNITUCPxSzPdx+pk9U6wrc+9y8v+VkHfLz+MqQP rj8PK15iwaQyTd4IMdZKJUmHAyCGc6xNir1/7f00cCj5COeqPgSu1p69xVyKicyToK 89c8EZNTWNIsnPMlGp5bb1oeMIlXusYepFjSYqt3Mq5blkcAWE070Ups4vEwHxZ0dT JPQe0gb4dgGanF9CQblGtl807lqfb7croEEU5Ah8JTv0j8cAT1DAkqYPaIuRIsEQ9d jQaxzb9LMfOobFCcfXE78tCepNjIO6Af41FYgGjesmwSZLVNuEz8+1T/nGBi8/bIL5 CfNALz0TzT1qg== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support") Tegra210 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra SDMMC advertises 12Mhz as timeout clock frequency in host capability register. So, this clock should be kept enabled by SDMMC driver. Fixes: 742af7e7a0a1 ("arm64: tegra: Add Tegra210 support") Cc: stable # 5.4 Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra210.dtsi | 20 ++++++++++++-------- 1 file changed, 12 insertions(+), 8 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra210.dtsi b/arch/arm64/boot/dts/nvidia/tegra210.dtsi index 829f786..8cca216 100644 --- a/arch/arm64/boot/dts/nvidia/tegra210.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra210.dtsi @@ -1194,8 +1194,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0000 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC1>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 14>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3", "sdmmc-1v8", @@ -1222,8 +1223,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0200 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC2>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC2>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 9>; reset-names = "sdhci"; pinctrl-names = "sdmmc-1v8-drv"; @@ -1239,8 +1241,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0400 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC3>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 69>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3", "sdmmc-1v8", @@ -1262,8 +1265,9 @@ compatible = "nvidia,tegra210-sdhci"; reg = <0x0 0x700b0600 0x0 0x200>; interrupts = ; - clocks = <&tegra_car TEGRA210_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&tegra_car TEGRA210_CLK_SDMMC4>, + <&tegra_car TEGRA210_CLK_SDMMC_LEGACY>; + clock-names = "sdhci", "tmclk"; resets = <&tegra_car 15>; reset-names = "sdhci"; pinctrl-names = "sdmmc-3v3-drv", "sdmmc-1v8-drv"; -- 2.7.4