Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp956623pxa; Wed, 5 Aug 2020 17:34:14 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw9IAhlqjOgHvaSvWtUGSOcuMUg6x32LRuVWqdYqKQwBBXiia8vQ0PhWMPmSiMIDqDjTT9p X-Received: by 2002:a17:906:35ce:: with SMTP id p14mr1947506ejb.276.1596674053913; Wed, 05 Aug 2020 17:34:13 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596674053; cv=none; d=google.com; s=arc-20160816; b=BIdzAnntHKS6cLSe0bjRGjscx1t3QIZbmaHCSXXaBCLX5QBh9Q7yA7v2YBWwgshCjO ivXwb4FEyPWuB2FqBNNQ9u5nCypGN/Ehmib1CsJDhOGsMh7dKi9HfB1kqNw95j3yLEmg CAkKNN86LvOMoLOHmMWy/YHhUma9LDXDPiN7m7dRRhyH9HVLb/gc8nXvVT2ltOIgyYGz ozIZBq7eu35SCkqtVylEN/uVmwG5kAk0Jo/EPianoy9ozYZnvajHc7kQu3uNwHzwIjvk ioYbfsptklt0cAFqIe9vE0tWb71wfJIuWhZBa14a+90ytT35gv2IBtOH2kDLuGg7mvMh xiLA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=lICUHst8XIrdQEZgqns7DQxwm/+9MXm6kDFL0GUgRTI=; b=qtg3FJENZU4jG/6ik9ErR5VZ2BKTjT6lIB0f/AizoKEpJP3RqK0PgpW1x8/iB1tIWC 6qohB0MTvHI8imrfiitqpHPtsZSlxWVNtneJ9QrMsKfJFeq3a6Lve/Gh/xjlAZtnAtyi IQcuhl/qYtsq2KBu9Dng9mkb3P7mMheDfqi59lmvmAdv8wFheKYjn2RWGfv+Np46UoF9 9+IBca9BfQhUGlbsIsa+LEklSJo+xMb8ubT8FElmPv9QKpwYlKlHdX3OlSaZKHfzIbGV +oM98FfVDt+GFzTuJ1QNGdQQbr5iv9T8qgLxrNxelDluZQrhNc0unqyh+ObPerQzUrQx Kljg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Fd8f+EAZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b13si2328025ejq.223.2020.08.05.17.33.50; Wed, 05 Aug 2020 17:34:13 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=Fd8f+EAZ; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727003AbgHFAdX (ORCPT + 99 others); Wed, 5 Aug 2020 20:33:23 -0400 Received: from hqnvemgate25.nvidia.com ([216.228.121.64]:2407 "EHLO hqnvemgate25.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726845AbgHFAcv (ORCPT ); Wed, 5 Aug 2020 20:32:51 -0400 Received: from hqpgpgate102.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate25.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Wed, 05 Aug 2020 17:31:53 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate102.nvidia.com (PGP Universal service); Wed, 05 Aug 2020 17:32:43 -0700 X-PGP-Universal: processed; by hqpgpgate102.nvidia.com on Wed, 05 Aug 2020 17:32:43 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL101.nvidia.com (172.20.187.10) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 6 Aug 2020 00:32:41 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 6 Aug 2020 00:32:41 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.172.190]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Wed, 05 Aug 2020 17:32:40 -0700 From: Sowjanya Komatineni To: , , , , CC: , , , , , Subject: [PATCH v3 5/6] arm64: tegra: Add missing timeout clock to Tegra194 SDMMC nodes Date: Wed, 5 Aug 2020 17:32:28 -0700 Message-ID: <1596673949-1571-6-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1596673949-1571-1-git-send-email-skomatineni@nvidia.com> References: <1596673949-1571-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1596673913; bh=lICUHst8XIrdQEZgqns7DQxwm/+9MXm6kDFL0GUgRTI=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=Fd8f+EAZf4TPQHbi4D1XdwHmxzsTpmQSCdlrJ8GrJrLUBfhdk/qJaPM4/pwGyOkcJ /t3aWN+FPhq8WjpsYsYn0W0cQ6CeLp62HdNSw/Hfjd5XzdZnZrV+Z/FU6tE1k6s6By jIctTAz5uzLjonM65le9pny0DDN8muEjtfzeApS14f0xVUmCGny5dEJM+LXiz8VP3e PDEpIyHzIBZ/8uY45/XZiBh0TSuFybYNuZpaGsGyA/nCEOfIxJlNXGK1r1BwdPN9Q/ eQgd2Qe+k8+IIGSWyPUIswze7qq9m/46HpZevjcZUlR1ViZG8YmIKqQutVuZBU0wBa b0WQwRPwFB/cA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org commit 5425fb15d8ee ("arm64: tegra: Add Tegra194 chip device tree") Tegra194 uses separate SDMMC_LEGACY_TM clock for data timeout and this clock is not enabled currently which is not recommended. Tegra194 SDMMC advertises 12Mhz as timeout clock frequency in host capability register. So, this clock should be kept enabled by SDMMC driver. Fixes: 5425fb15d8ee ("arm64: tegra: Add Tegra194 chip device tree") Cc: stable # 5.4 Signed-off-by: Sowjanya Komatineni --- arch/arm64/boot/dts/nvidia/tegra194.dtsi | 15 +++++++++------ 1 file changed, 9 insertions(+), 6 deletions(-) diff --git a/arch/arm64/boot/dts/nvidia/tegra194.dtsi b/arch/arm64/boot/dts/nvidia/tegra194.dtsi index 48160f4..ca5cb6a 100644 --- a/arch/arm64/boot/dts/nvidia/tegra194.dtsi +++ b/arch/arm64/boot/dts/nvidia/tegra194.dtsi @@ -460,8 +460,9 @@ compatible = "nvidia,tegra194-sdhci"; reg = <0x03400000 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA194_CLK_SDMMC1>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA194_CLK_SDMMC1>, + <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA194_RESET_SDMMC1>; reset-names = "sdhci"; interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCRA &emc>, @@ -485,8 +486,9 @@ compatible = "nvidia,tegra194-sdhci"; reg = <0x03440000 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA194_CLK_SDMMC3>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA194_CLK_SDMMC3>, + <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; resets = <&bpmp TEGRA194_RESET_SDMMC3>; reset-names = "sdhci"; interconnects = <&mc TEGRA194_MEMORY_CLIENT_SDMMCR &emc>, @@ -511,8 +513,9 @@ compatible = "nvidia,tegra194-sdhci"; reg = <0x03460000 0x10000>; interrupts = ; - clocks = <&bpmp TEGRA194_CLK_SDMMC4>; - clock-names = "sdhci"; + clocks = <&bpmp TEGRA194_CLK_SDMMC4>, + <&bpmp TEGRA194_CLK_SDMMC_LEGACY_TM>; + clock-names = "sdhci", "tmclk"; assigned-clocks = <&bpmp TEGRA194_CLK_SDMMC4>, <&bpmp TEGRA194_CLK_PLLC4>; assigned-clock-parents = -- 2.7.4