Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp1557689pxa; Thu, 6 Aug 2020 10:13:11 -0700 (PDT) X-Google-Smtp-Source: ABdhPJx0iwbpl9QVJ2AibXeIcLMH0JboCo8JAT5e/8L88n/FYO7sVZMOKG8VeEEEcngR9aUPTGtF X-Received: by 2002:a50:f19c:: with SMTP id x28mr4972632edl.295.1596733991199; Thu, 06 Aug 2020 10:13:11 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596733991; cv=none; d=google.com; s=arc-20160816; b=ftUwNRb5RNtQZFU2ySjbhBvVAiRAF24K4yID/schXkjUkRPWCl7BGJO1ndTC5I8T8G iA6kkg/aPlXAEwP6/+3oIPF18RL5sfcdcO6AbZvMfWioBWDUewfV/ciccGfORECKThZd HzPt68oi49BPUg6O6QNCagKSz7+XUBxbpr3EKJojYJ+TfpMFYqGs2tx37V6jAYJq65+f 5GxjKKmUwkGxuPdZTXbyWLAkDdNByIEDki1uPxLGVMNg2T+H6AUIvXDOxkLGgFCSIDhG ltM0bY5OWMqw1o50qpN0aIMaCieOrd0tuqn0Tkqx4QhsF5Rcgvsc/3kMsX3Vj692mVi+ eZlA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding :robot-unsubscribe:robot-id:message-id:mime-version:references :in-reply-to:cc:subject:to:reply-to:from:dkim-signature :dkim-signature:date; bh=QWuB12Tkvbyicpk4HqqE975tqqLrqqA2GtHdwKepYjo=; b=JrAmFmWtG4kzMvUpUxHK92+zu524DINIgmuFnEwcidprMqfQTVhy2qd3AuOI+05Njx jNpmCcCpRh+0xrIS8STSStNdjmYxoYixvuRgNSxCFWzIjvXjxPmPYw3uTZEny2nrvhJW lG6fy4l/qbHy1EfBYJDBmak2+BLQiaWxNxhHKy2xx1zLl5FJ87D75GCgoVK0DBuZkytC TYONgmVxw+s/ZMj9PZnqF5CiUQJSWRg+dwBL0ZMwAvK+XW+YHC4XBCstMyellLlbRf4x TEyJf+pmZD4CFPk+JL+bZdpWKJCVggtlGpgQ5Jb9CzOfjAeHSFD8kj1U2XyOd1fNg+so +4WA== ARC-Authentication-Results: i=1; mx.google.com; dkim=fail header.i=@linutronix.de header.s=2020 header.b=QfqsPOEO; dkim=neutral (no key) header.i=@vger.kernel.org; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id l15si3787152ejb.273.2020.08.06.10.12.49; Thu, 06 Aug 2020 10:13:11 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=fail header.i=@linutronix.de header.s=2020 header.b=QfqsPOEO; dkim=neutral (no key) header.i=@vger.kernel.org; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=fail (p=NONE sp=QUARANTINE dis=NONE) header.from=linutronix.de Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1730346AbgHFRMK (ORCPT + 99 others); Thu, 6 Aug 2020 13:12:10 -0400 Received: from Galois.linutronix.de ([193.142.43.55]:58930 "EHLO galois.linutronix.de" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729559AbgHFRKI (ORCPT ); Thu, 6 Aug 2020 13:10:08 -0400 Date: Thu, 06 Aug 2020 17:10:04 -0000 DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020; t=1596733804; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=QWuB12Tkvbyicpk4HqqE975tqqLrqqA2GtHdwKepYjo=; b=QfqsPOEOuq/aq1ITtHegz8YmBFGYtHXcdBiGvmxqSHZaBmarzUZIbpnAFvOGFy+0pvSub3 T41thEACUaWHusglQP5Ru94L7ZGf7N6nHWL0y2vnfB44fuxOPUXVl1pQNb1VV8jbQHqWUi z912oEu1DkPBqJfmxnLfoq3+FDYixIcarxGLW9UhrNofDL72ITfSrMIohqZf2Wgqi9RiHa 9iPhYX4hoH+l7ccJp7uRquqSP9s4OyR3TKYx68YV4lZOnFekDbjnte+rtoKyfVyD47ntv2 hNQHgXpBBrkrCEzWK/lz56oEsKUXaQ1qOfXwk8PK1N7h/zrIuSPSEXhlJsxnSA== DKIM-Signature: v=1; a=ed25519-sha256; c=relaxed/relaxed; d=linutronix.de; s=2020e; t=1596733804; h=from:from:sender:sender:reply-to:reply-to:subject:subject:date:date: message-id:message-id:to:to:cc:cc:mime-version:mime-version: content-type:content-type: content-transfer-encoding:content-transfer-encoding: in-reply-to:in-reply-to:references:references; bh=QWuB12Tkvbyicpk4HqqE975tqqLrqqA2GtHdwKepYjo=; b=7/PjSq2q2reY32Iav6+xO/yFy4EUiO2rLi0gqFiz+rYhr0mbg8MN1qYs1q8Z77StQnjCtb EuOtYvmz71qI4SDw== From: "tip-bot2 for Kan Liang" Reply-to: linux-kernel@vger.kernel.org To: linux-tip-commits@vger.kernel.org Subject: [tip: x86/urgent] x86/fpu/xstate: Fix an xstate size check warning with architectural LBRs Cc: "Chang S. Bae" , Kan Liang , Ingo Molnar , Dave Hansen , x86 , LKML In-Reply-To: <1595253051-75374-1-git-send-email-kan.liang@linux.intel.com> References: <1595253051-75374-1-git-send-email-kan.liang@linux.intel.com> MIME-Version: 1.0 Message-ID: <159673380407.3192.2479353729110712986.tip-bot2@tip-bot2> Robot-ID: Robot-Unsubscribe: Contact to get blacklisted from these emails Content-Type: text/plain; charset="utf-8" Content-Transfer-Encoding: 7bit Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org The following commit has been merged into the x86/urgent branch of tip: Commit-ID: ec8602b79088b0f3556d9c7a3a05313bc4e4a96f Gitweb: https://git.kernel.org/tip/ec8602b79088b0f3556d9c7a3a05313bc4e4a96f Author: Kan Liang AuthorDate: Mon, 20 Jul 2020 06:50:51 -07:00 Committer: Ingo Molnar CommitterDate: Thu, 06 Aug 2020 17:11:59 +02:00 x86/fpu/xstate: Fix an xstate size check warning with architectural LBRs An xstate size check warning is triggered on machines which support Architectural LBRs. XSAVE consistency problem, dumping leaves WARNING: CPU: 0 PID: 0 at arch/x86/kernel/fpu/xstate.c:649 fpu__init_system_xstate+0x4d4/0xd0e Modules linked in: CPU: 0 PID: 0 Comm: swapper Not tainted intel-arch_lbr+ RIP: 0010:fpu__init_system_xstate+0x4d4/0xd0e The xstate size check routine, init_xstate_size(), compares the size retrieved from the hardware with the size of task->fpu, which is calculated by the software. The size from the hardware is the total size of the enabled xstates in XCR0 | IA32_XSS. Architectural LBR state is a dynamic supervisor feature, which sets the corresponding bit in the IA32_XSS at boot time. The size from the hardware includes the size of the Architectural LBR state. However, a dynamic supervisor feature doesn't allocate a buffer in the task->fpu. The size of task->fpu doesn't include the size of the Architectural LBR state. The mismatch will trigger the warning. Three options as below were considered to fix the issue: - Correct the size from the hardware by subtracting the size of the dynamic supervisor features. The purpose of the check is to compare the size CPU told with the size of the XSAVE buffer, which is calculated by the software. If the software mucks with the number from hardware, it removes the value of the check. This option is not a good option. - Prevent the hardware from counting the size of the dynamic supervisor feature by temporarily removing the corresponding bits in IA32_XSS. Two extra MSR writes are required to flip the IA32_XSS. The option is not pretty, but it is workable. The check is only called once at early boot time. The synchronization or context-switching doesn't need to be worried. This option is implemented here. - Remove the check entirely, because the check hasn't found any real problems. The option may be an alternative as option 2. This option is not implemented here. Add a new function, get_xsaves_size_no_dynamic(), which retrieves the total size without the dynamic supervisor features from the hardware. The size will be used to compare with the size of task->fpu. Fixes: f0dccc9da4c0 ("x86/fpu/xstate: Support dynamic supervisor feature for LBR") Reported-by: Chang S. Bae Signed-off-by: Kan Liang Signed-off-by: Ingo Molnar Reviewed-by: Dave Hansen Link: https://lore.kernel.org/r/1595253051-75374-1-git-send-email-kan.liang@linux.intel.com --- arch/x86/kernel/fpu/xstate.c | 33 ++++++++++++++++++++++++++++++++- 1 file changed, 32 insertions(+), 1 deletion(-) diff --git a/arch/x86/kernel/fpu/xstate.c b/arch/x86/kernel/fpu/xstate.c index be2a68a..6073e34 100644 --- a/arch/x86/kernel/fpu/xstate.c +++ b/arch/x86/kernel/fpu/xstate.c @@ -611,6 +611,10 @@ static void check_xstate_against_struct(int nr) * This essentially double-checks what the cpu told us about * how large the XSAVE buffer needs to be. We are recalculating * it to be safe. + * + * Dynamic XSAVE features allocate their own buffers and are not + * covered by these checks. Only the size of the buffer for task->fpu + * is checked here. */ static void do_extra_xstate_size_checks(void) { @@ -673,6 +677,33 @@ static unsigned int __init get_xsaves_size(void) return ebx; } +/* + * Get the total size of the enabled xstates without the dynamic supervisor + * features. + */ +static unsigned int __init get_xsaves_size_no_dynamic(void) +{ + u64 mask = xfeatures_mask_dynamic(); + unsigned int size; + + if (!mask) + return get_xsaves_size(); + + /* Disable dynamic features. */ + wrmsrl(MSR_IA32_XSS, xfeatures_mask_supervisor()); + + /* + * Ask the hardware what size is required of the buffer. + * This is the size required for the task->fpu buffer. + */ + size = get_xsaves_size(); + + /* Re-enable dynamic features so XSAVES will work on them again. */ + wrmsrl(MSR_IA32_XSS, xfeatures_mask_supervisor() | mask); + + return size; +} + static unsigned int __init get_xsave_size(void) { unsigned int eax, ebx, ecx, edx; @@ -710,7 +741,7 @@ static int __init init_xstate_size(void) xsave_size = get_xsave_size(); if (boot_cpu_has(X86_FEATURE_XSAVES)) - possible_xstate_size = get_xsaves_size(); + possible_xstate_size = get_xsaves_size_no_dynamic(); else possible_xstate_size = xsave_size;