Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp1632201pxa; Thu, 6 Aug 2020 12:02:47 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxl1230VlcPRf7O8SQo4G/sY2NU+SuxX4unic1bSezVOOcvrXBEISy39vLmv/htmGRLLAdB X-Received: by 2002:a05:6402:847:: with SMTP id b7mr5584126edz.39.1596740567379; Thu, 06 Aug 2020 12:02:47 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1596740567; cv=none; d=google.com; s=arc-20160816; b=ZC/BzqPRtj0NR7XBBq6jH2r1muFjfg3H2xEbspLf26EDhj51Kja0vpxl3U6kg6fHNK YsF79Acw2PPCps7PiOL/oQcSUlDwxSpE3UPa1pQII0kYiBB+FymZolxdC4QTdDANkvP5 qgNjkGp2nKMIhWEsDXiRe7TgGMGAfWvd0oNRcAFQci3Z4JdgDu+csu2yt4WRFJVfvecG zuBegcAv3+1bbkxsA0PpS8auqaCIkatHwBW+yM3o5H0JeYlI4LKQ6cZJgq18YHv3rJu1 l3Udh9gwgkY4KT9YfVPOopyYexc7LxK/RTxS2sbYk1CiRAb7p2ihKjeQNIY0km2MCFF8 lvpw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:dkim-signature:mime-version:references :in-reply-to:message-id:date:subject:cc:to:from; bh=BnlKr3cpHbqR2/ypGaWrf+nRHayXIJrs4Q9+28+PHhQ=; b=WRUQgiUW4LAT/q2kyxFNjd7213W9ClzFKnYTM5GR9YmSLdga+/Z8yZ0fVhvRyGhXDf +giu+L4S8xc+EDmoYnEi5wODg/g3Mx9zc0E5CDsQLqoywKPMWAvBIZIaPKapuLhGkGro WT6Fy0y+GHE6SfNw3WDk9NRQh1NJ+qyGdV6uScN32a7I11+Zio2OgsMRaA+JhSBRDWLZ wpYblcH512v39IPf+nN6HY+FZuOhnHUBNgtoZDrM9cO+hKxpOqlAz8GDYXfF2sAm10XQ arsVOydaBckXa7vxL0Coo+NsuM16tt1OBsjCfqN7fj5rQfrshqgZi9SjiZYngg32hRDA tNRA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=WXxN76ry; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id pj17si3750665ejb.42.2020.08.06.12.02.20; Thu, 06 Aug 2020 12:02:47 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@nvidia.com header.s=n1 header.b=WXxN76ry; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=nvidia.com Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729506AbgHFTBz (ORCPT + 99 others); Thu, 6 Aug 2020 15:01:55 -0400 Received: from hqnvemgate24.nvidia.com ([216.228.121.143]:7210 "EHLO hqnvemgate24.nvidia.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728715AbgHFTBk (ORCPT ); Thu, 6 Aug 2020 15:01:40 -0400 Received: from hqpgpgate101.nvidia.com (Not Verified[216.228.121.13]) by hqnvemgate24.nvidia.com (using TLS: TLSv1.2, DES-CBC3-SHA) id ; Thu, 06 Aug 2020 11:59:58 -0700 Received: from hqmail.nvidia.com ([172.20.161.6]) by hqpgpgate101.nvidia.com (PGP Universal service); Thu, 06 Aug 2020 12:01:39 -0700 X-PGP-Universal: processed; by hqpgpgate101.nvidia.com on Thu, 06 Aug 2020 12:01:39 -0700 Received: from HQMAIL105.nvidia.com (172.20.187.12) by HQMAIL109.nvidia.com (172.20.187.15) with Microsoft SMTP Server (TLS) id 15.0.1473.3; Thu, 6 Aug 2020 19:01:38 +0000 Received: from rnnvemgw01.nvidia.com (10.128.109.123) by HQMAIL105.nvidia.com (172.20.187.12) with Microsoft SMTP Server (TLS) id 15.0.1473.3 via Frontend Transport; Thu, 6 Aug 2020 19:01:38 +0000 Received: from skomatineni-linux.nvidia.com (Not Verified[10.2.172.190]) by rnnvemgw01.nvidia.com with Trustwave SEG (v7,5,8,10121) id ; Thu, 06 Aug 2020 12:01:38 -0700 From: Sowjanya Komatineni To: , , , , , , , CC: , , , , , Subject: [PATCH v9 04/10] dt-bindings: tegra: Update VI and CSI bindings with port info Date: Thu, 6 Aug 2020 12:01:28 -0700 Message-ID: <1596740494-19306-5-git-send-email-skomatineni@nvidia.com> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1596740494-19306-1-git-send-email-skomatineni@nvidia.com> References: <1596740494-19306-1-git-send-email-skomatineni@nvidia.com> X-NVConfidentiality: public MIME-Version: 1.0 Content-Type: text/plain DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=nvidia.com; s=n1; t=1596740398; bh=BnlKr3cpHbqR2/ypGaWrf+nRHayXIJrs4Q9+28+PHhQ=; h=X-PGP-Universal:From:To:CC:Subject:Date:Message-ID:X-Mailer: In-Reply-To:References:X-NVConfidentiality:MIME-Version: Content-Type; b=WXxN76rylGb9RBk3KMWSql+DJoSqrdSAycX4A4eOHomkO5Kc99aQNdtz87js/0t1c 8zaRGqj0wMWE2UFA6zYUlF5FrQxYGwzbr3yj6Bi5GULW7rxSJ66pLJHfH8tJv2t5G5 7073JzzTO5l0gl82BjhhNToPg2x6dpfLE7JgnIswLLjvyKHpnrqO3mg9eGiqLrLQQy 8NNTMHyI0/5JiG7sxQnskO0M9u0Ba06+D9mDc4rsuX/2iOaPXUJgkVKF9bEsEQsNp6 SXKNboYs4gErZDHQFp+waSd/5jaTtjkrbRVPZJn85ig9v7pdz1uyfRALPoBDaBcWLw H7pXinLAsRPSA== Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Update VI and CSI bindings to add port and endpoint nodes as per media video-interfaces DT binding document. Acked-by: Rob Herring Signed-off-by: Sowjanya Komatineni --- .../display/tegra/nvidia,tegra20-host1x.txt | 92 +++++++++++++++++++++- 1 file changed, 90 insertions(+), 2 deletions(-) diff --git a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt index 4731921..ac63ae4a 100644 --- a/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt +++ b/Documentation/devicetree/bindings/display/tegra/nvidia,tegra20-host1x.txt @@ -51,8 +51,16 @@ of the following host1x client modules: - vi - Tegra210: - power-domains: Must include venc powergate node as vi is in VE partition. - - Tegra210 has CSI part of VI sharing same host interface and register space. - So, VI device node should have CSI child node. + + ports (optional node) + vi can have optional ports node and max 6 ports are supported. Each port + should have single 'endpoint' child node. All port nodes are grouped under + ports node. Please refer to the bindings defined in + Documentation/devicetree/bindings/media/video-interfaces.txt + + csi (required node) + Tegra210 has CSI part of VI sharing same host interface and register space. + So, VI device node should have CSI child node. - csi: mipi csi interface to vi @@ -65,6 +73,46 @@ of the following host1x client modules: - power-domains: Must include sor powergate node as csicil is in SOR partition. + channel (optional nodes) + Maximum 6 channels are supported with each csi brick as either x4 or x2 + based on hw connectivity to sensor. + + Required properties: + - reg: csi port number. Valid port numbers are 0 through 5. + - nvidia,mipi-calibrate: Should contain a phandle and a specifier + specifying which pads are used by this CSI port and need to be + calibrated. See also ../display/tegra/nvidia,tegra114-mipi.txt. + + Each channel node must contain 2 port nodes which can be grouped + under 'ports' node and each port should have a single child 'endpoint' + node. + + ports node + Please refer to the bindings defined in + Documentation/devicetree/bindings/media/video-interfaces.txt + + ports node must contain below 2 port nodes. + port@0 with single child 'endpoint' node always a sink. + port@1 with single child 'endpoint' node always a source. + + port@0 (required node) + Required properties: + - reg: 0 + + endpoint (required node) + Required properties: + - data-lanes: an array of data lane from 1 to 4. Valid array + lengths are 1/2/4. + - remote-endpoint: phandle to sensor 'endpoint' node. + + port@1 (required node) + Required properties: + - reg: 1 + + endpoint (required node) + Required properties: + - remote-endpoint: phandle to vi port 'endpoint' node. + - epp: encoder pre-processor Required properties: @@ -340,6 +388,18 @@ Example: ranges = <0x0 0x0 0x54080000 0x2000>; + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + imx219_vi_in0: endpoint { + remote-endpoint = <&imx219_csi_out0>; + }; + }; + }; + csi@838 { compatible = "nvidia,tegra210-csi"; reg = <0x838 0x1300>; @@ -362,6 +422,34 @@ Example: <&tegra_car TEGRA210_CLK_CSI_TPG>; clock-names = "csi", "cilab", "cilcd", "cile", "csi_tpg"; power-domains = <&pd_sor>; + + #address-cells = <1>; + #size-cells = <0>; + + channel@0 { + reg = <0>; + nvidia,mipi-calibrate = <&mipi 0x001>; + + ports { + #address-cells = <1>; + #size-cells = <0>; + + port@0 { + reg = <0>; + imx219_csi_in0: endpoint { + data-lanes = <1 2>; + remote-endpoint = <&imx219_out0>; + }; + }; + + port@1 { + reg = <1>; + imx219_csi_out0: endpoint { + remote-endpoint = <&imx219_vi_in0>; + }; + }; + }; + }; }; }; -- 2.7.4