Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp1192330pxa; Thu, 13 Aug 2020 03:00:28 -0700 (PDT) X-Google-Smtp-Source: ABdhPJw7lw9K+1Te9rfb+8uuOx2S6O9fW/CIzuONp7do9fevbvBi9xVXSlisNNYrX0RJCiQckcfP X-Received: by 2002:a17:906:e46:: with SMTP id q6mr345314eji.234.1597312828742; Thu, 13 Aug 2020 03:00:28 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1597312828; cv=none; d=google.com; s=arc-20160816; b=NEtyPGVUS6QLp1eVN9t5IDvbQAQMuISJaX9GVSm7SOqEN+q9TVekrwSWVCQrlLcHM4 b1kyGN5PrHNF/HQBnVuev3l16uAGLfqAFMtpuvAjNit0/iL5LRI/2iE2U8x8Gc6yAgl8 Q1YiYyDG0T3VDBzeRtQqX47yq5b5j4OpGbnYEOEbS+FhKk16izsG4V3laU+cLEQuexe0 6rpXpvpWQ6Rf2yXPX29/I3PDNsdyfkgLV5OlWwqoKVIiLRSv+0Dd9gKU6kBIpXiMxxXM rMYE9KJ0OKvLgc6suJEmOAQbUTpZ8+BpS4OHt9Gp2QR7BewzyXrn/2OPJebbZe4Y98+4 Wy9A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:user-agent:in-reply-to :content-disposition:mime-version:references:message-id:subject:cc :to:from:date:dkim-signature; bh=1IgTDsY8cMB93px9sq4Gga+4OLobnHruHElRQOdS2vE=; b=qBN37j5hyGUfVZWYYzoPUdZuO65a0z4gE3tcl4/zocf4cmOsiGoZW/l7GQyZcGjmzY 8UQAMOThZWiGmuG/X9I1LEJBjFZ59eAi+XvlEw4GkaTwbhnTimwyp6wgNYIZqAGYjaXs CCOstG1140Xia8Ial5c0/VATZze/Quh9iNHFIPmMeMVseWY4oifvtggj9t/0c3b8OzjV +bmj/piaag48BynQl0DYjDpc4tGoPl+54uaIpx2BoZg8ZtOScsUsETXGTj+zlYr8q65v d4Oc70Iv4Tixaxm2ND9JKanLcYY8kg4k0rHlBtDRqv7ttMOGDLKfDHNmEQBD1x3vXEwi 8u0w== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=GagChgLt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id b10si2924048eje.310.2020.08.13.03.00.04; Thu, 13 Aug 2020 03:00:28 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=GagChgLt; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726542AbgHMJ7P (ORCPT + 99 others); Thu, 13 Aug 2020 05:59:15 -0400 Received: from mail.kernel.org ([198.145.29.99]:36146 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726048AbgHMJ7I (ORCPT ); Thu, 13 Aug 2020 05:59:08 -0400 Received: from willie-the-truck (236.31.169.217.in-addr.arpa [217.169.31.236]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 938CC206A4; Thu, 13 Aug 2020 09:59:04 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1597312747; bh=9uAcNPLQMMfdhu1kSoheqUccrUp42qpRd1/Qp3sSzQw=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=GagChgLtqAYBIup9XZ+sXs8Rq9Lxj2FTlmGNNR1/+/+EaTc8FVxYmdrk4SHzk+VRh rQ5m1kNzK10OFoX+udpztvdkQDxQveQ8XjvrH1bJP3PhZEW93FY7l1FVdczixNwzpO X+x24i/RXaSKJ7f+rbqTX70KaHSIURyYbwj1rVKo= Date: Thu, 13 Aug 2020 10:59:01 +0100 From: Will Deacon To: Arnaldo Carvalho de Melo Cc: Mathieu Poirier , Leo Yan , Ian Rogers , Mark Rutland , Peter Zijlstra , Ingo Molnar , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Kemeng Shi , "Naveen N. Rao" , Adrian Hunter , Igor Lubashev , Andi Kleen , Jin Yao , Stephane Eranian , James Clark , Linux Kernel Mailing List Subject: Re: [PATCH v2 0/4] Perf tool: Enable Arm arch timer counter and arm-spe's timestamp Message-ID: <20200813095901.GB9894@willie-the-truck> References: <20200807071620.11907-1-leo.yan@linaro.org> <20200812185334.GN13995@kernel.org> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: <20200812185334.GN13995@kernel.org> User-Agent: Mutt/1.10.1 (2018-07-13) Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org On Wed, Aug 12, 2020 at 03:53:34PM -0300, Arnaldo Carvalho de Melo wrote: > Em Wed, Aug 12, 2020 at 10:06:53AM -0600, Mathieu Poirier escreveu: > > On Fri, 7 Aug 2020 at 01:16, Leo Yan wrote: > > > > > > This patch set is to enable Arm arch timer counter and Arm SPE is the > > > first customer to use arch timer counter for its timestamp. > > > > > > Patches 01 ~ 03 enables Arm arch timer counter in Perf tool; patch 01 is > > > to retrieve arch timer's parameters from mmaped page; patch 02 provides > > > APIs for the conversion between arch timer's counter and time; patch 03 > > > adds a test for patches 01 and 02. > > > > > > As the first customer to use Arm arch timer counter in perf tool, patch > > > 04 is to generate sample's timestamp for ARM SPE AUX trace data. > > > > > > This patch set has been rebased on perf/core branch with the latest > > > commit c4735d990268 ("perf evsel: Don't set > > > sample_regs_intr/sample_regs_user for dummy event"). > > > > The ARM SPE perf tools code is orphan and I don't have the cycles to > > pick it up. Leo has spent a lot of time in that code and as such I > > suggest that he starts maintaining it, probably following the same > > kind of arrangement you and I have for coresight. > > Thats ok with me, I think we should reflect that on the MAINTAINERS > file, right? > > We have this already: > > PERFORMANCE EVENTS SUBSYSTEM ARM64 PMU EVENTS > R: John Garry > R: Will Deacon > L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) > S: Supported > F: tools/perf/pmu-events/arch/arm64/ > > I think we should have entries for CoreSight and ARM SPE, one listing > you as the maintainer and the other listing Leo, right? Fine by me. I'll continue to maintain the in-kernel SPE driver, but I'd love to see somebody step up to looking after the userspace code. It's seriously unloved on arm64 :( I'd even be happy to see one or two M: entries added for tools/perf/pmu-events/arch/arm64/. I realistically don't have the time to take that on, but I'd be thrilled if any/all of John, Mathieu and Leo were to be listed there if they are willing to do so and can spare the time to look after it. Even just silly things like making sure the thing cross-compiles have been broken in the recent past, so it's not necessarily about handling huge amounts of incoming patches. In other words, rather than slice up the arm64 parts of the perf tool, I'd argue in favour of a joint maintainership model for all the arm64 bits, if we have a few willing volunteers. Will