Received: by 2002:a05:6a10:a0d1:0:0:0:0 with SMTP id j17csp1312057pxa; Thu, 13 Aug 2020 06:08:29 -0700 (PDT) X-Google-Smtp-Source: ABdhPJxBer3c0hwtEPKC3Q26kR/e5oqL2JfisCYlSc6KpmdWtaRu5s0EXSIVWXK5U/Wqro3KMG5T X-Received: by 2002:a50:a0c7:: with SMTP id 65mr231841edo.375.1597324109519; Thu, 13 Aug 2020 06:08:29 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1597324109; cv=none; d=google.com; s=arc-20160816; b=uMQjtqAerRhg/djKGZtkz7CM8y84ey+bobfdjLGbzsAu3k7sNkO8hegh+UmfSrSwPL E8b5rzelLwBa57R8NWglmOnHbVK3eRz3Gkl2KV7l50KMiTOTF5AZrSv1whf/uyi6PDWX zZsAhta0Sm5wUowg4OwBTiJAXISduU+uW9pJ15rRK+MoT+kwMUV+3Gcrp/kQbaaAXHj7 grpHR38qmLqYHjhRYowQiLffjH6wSmMjIf14n0WmFWWxpwFD7cnMvjOpFJgSTg0glIBK V+lt4Va9emPEL+MhyeUDh5fi0QNFcu3snumxEAuYjZ2goymK6EjKxT33jxDS+Lvw1aZ4 mPUg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:in-reply-to:content-disposition :mime-version:references:message-id:subject:cc:to:from:date :dkim-signature; bh=aIW+pu+YhTIp8zGSZvCC2hj8X1uv3gX8FDsZ++WkXJo=; b=W/LUn7LagIAmjpYQZU9mXAof4hP+Z+8N7Z5qfcgSfVfybho3swm2l78yrz4MHYjMSa 8syrPF+6ucrp5883OQrPzSamo5IXa7Gc1gFX3XKOJYdxVCS1B1p3ggwDcQqL9AhPzaLB sRzCqNa246edYZGgHWadjTqjfhQ+wMR0HSsF2B4mONNoTQRbKMxrbvh5smDTu2S7Hb/e M252E4ON01WSD7pi71vS8Dj8zIi1sZoFNGX/SyWSFoOc3aKUg/MdOGKQekKDAFFwty55 DVG/LEk7326j1/cw06sM19aA5BOwAxR9BCIDzlax63MGmCHRnYmWI8R5TyNkxVuZQrhC wthA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=oGHiRHWP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id w22si3245569ejk.590.2020.08.13.06.08.06; Thu, 13 Aug 2020 06:08:29 -0700 (PDT) Received-SPF: pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@kernel.org header.s=default header.b=oGHiRHWP; spf=pass (google.com: domain of linux-kernel-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-kernel-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=kernel.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726606AbgHMNFa (ORCPT + 99 others); Thu, 13 Aug 2020 09:05:30 -0400 Received: from mail.kernel.org ([198.145.29.99]:57592 "EHLO mail.kernel.org" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726131AbgHMNF1 (ORCPT ); Thu, 13 Aug 2020 09:05:27 -0400 Received: from quaco.ghostprotocols.net (177.207.136.251.dynamic.adsl.gvt.net.br [177.207.136.251]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by mail.kernel.org (Postfix) with ESMTPSA id 36A8B20716; Thu, 13 Aug 2020 13:05:26 +0000 (UTC) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/simple; d=kernel.org; s=default; t=1597323926; bh=kfSetElbgMBkxQZyL22p71hAbVs3OEvthsPtbsTmWlQ=; h=Date:From:To:Cc:Subject:References:In-Reply-To:From; b=oGHiRHWPoQ+X3V9EWI27sXGyOhvvVbZy379cWFKIqyHjTRt/9EVG4VDx43F//eSly msREHGzF+nV4mjmvgPpFUNK8uNRCaJEjxkPlOop+E38sHkH7EfUDhvgP+DUrqcAKTG m2GGX4w1Xmo8DMGLlMw8JMVmdItSJl9D7Jhl2kfg= Received: by quaco.ghostprotocols.net (Postfix, from userid 1000) id 591F64097F; Thu, 13 Aug 2020 10:05:23 -0300 (-03) Date: Thu, 13 Aug 2020 10:05:23 -0300 From: Arnaldo Carvalho de Melo To: John Garry Cc: Will Deacon , Mathieu Poirier , Leo Yan , Ian Rogers , Mark Rutland , Peter Zijlstra , Ingo Molnar , Alexander Shishkin , Jiri Olsa , Namhyung Kim , Kemeng Shi , "Naveen N. Rao" , Adrian Hunter , Igor Lubashev , Andi Kleen , Jin Yao , Stephane Eranian , James Clark , Linux Kernel Mailing List Subject: Re: [PATCH v2 0/4] Perf tool: Enable Arm arch timer counter and arm-spe's timestamp Message-ID: <20200813130523.GR13995@kernel.org> References: <20200807071620.11907-1-leo.yan@linaro.org> <20200812185334.GN13995@kernel.org> <20200813095901.GB9894@willie-the-truck> <20200813111833.GA10098@willie-the-truck> MIME-Version: 1.0 Content-Type: text/plain; charset=us-ascii Content-Disposition: inline In-Reply-To: X-Url: http://acmel.wordpress.com Sender: linux-kernel-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-kernel@vger.kernel.org Em Thu, Aug 13, 2020 at 01:08:02PM +0100, John Garry escreveu: > On 13/08/2020 12:18, Will Deacon wrote: > > [ Adding John, as I only just realised he wasn't on CC and we were talking > > about him! ] > > > > On Thu, Aug 13, 2020 at 10:59:01AM +0100, Will Deacon wrote: > > > On Wed, Aug 12, 2020 at 03:53:34PM -0300, Arnaldo Carvalho de Melo wrote: > > > > Em Wed, Aug 12, 2020 at 10:06:53AM -0600, Mathieu Poirier escreveu: > > > > > The ARM SPE perf tools code is orphan and I don't have the cycles to > > > > > pick it up. Leo has spent a lot of time in that code and as such I > > > > > suggest that he starts maintaining it, probably following the same > > > > > kind of arrangement you and I have for coresight. > > > > > > > > Thats ok with me, I think we should reflect that on the MAINTAINERS > > > > file, right? > > > > > > > > We have this already: > > > > > > > > PERFORMANCE EVENTS SUBSYSTEM ARM64 PMU EVENTS > > > > R: John Garry > > > > R: Will Deacon > > > > L: linux-arm-kernel@lists.infradead.org (moderated for non-subscribers) > > > > S: Supported > > > > F: tools/perf/pmu-events/arch/arm64/ > > > > > > > > I think we should have entries for CoreSight and ARM SPE, one listing > > > > you as the maintainer and the other listing Leo, right? > > > > > > Fine by me. I'll continue to maintain the in-kernel SPE driver, but I'd love > > > to see somebody step up to looking after the userspace code. It's seriously > > > unloved on arm64 :( > > > > > > I'd even be happy to see one or two M: entries added for > > > tools/perf/pmu-events/arch/arm64/. I realistically don't have the time to > > > take that on, but I'd be thrilled if any/all of John, Mathieu and Leo were > > > to be listed there if they are willing to do so and can spare the time to > > > look after it. Even just silly things like making sure the thing > > > cross-compiles have been broken in the recent past, so it's not necessarily > > > about handling huge amounts of incoming patches. > > > > > > In other words, rather than slice up the arm64 parts of the perf tool, I'd > > > argue in favour of a joint maintainership model for all the arm64 bits, if > > > we have a few willing volunteers. > > Right, it makes sense not to chop up too much, so happy to see "PERFORMANCE > EVENTS SUBSYSTEM ARM64 PMU EVENTS" expanded in terms of scope and > membership. Discuss this as long as you need and then send me a patch for the MAINTAINERS file with your conclusion. Great to see this happening, - Arnaldo